5
Proposed AP2 line BPM readout card 1. Variation on a theme – based on debuncher LLRF boards. Reuse uController, CPLD, Ethernet, SDRAM, Software 2. Nim format, connects to ACNet via ethernet, local serial port for debug, download 4. On board synthesizer to generate 53MHz from 10MHz reference using DDS numerically controlled divider configuration, or lock to 53MHz refere 3. Downconvert using AD8348 quadrature demodulator chip. Do low pass in analog. Digitize low pass output at 21MHz – ~35 samples per transfer 5. On board high speed DAC to generate test signals (e.g. self-test possibl 6. Large memory to hold long data records (readout optional); uController could be used for data reduction 7. LVDS port to exchange data, timing with other boards (optional) Ashmanskas, Hansen, Peterson 7/21/04

Proposed AP2 line BPM readout card

Embed Size (px)

DESCRIPTION

Proposed AP2 line BPM readout card. 1. Variation on a theme – based on debuncher LLRF boards. Reuse uController, CPLD, Ethernet, SDRAM, Software. 2. Nim format, connects to ACNet via ethernet, local serial port for debug, download. - PowerPoint PPT Presentation

Citation preview

Page 1: Proposed AP2 line BPM readout card

Proposed AP2 line BPM readout card

1. Variation on a theme – based on debuncher LLRF boards. Reuse uController, CPLD, Ethernet, SDRAM, Software

2. Nim format, connects to ACNet via ethernet, local serial port for debug, download

4. On board synthesizer to generate 53MHz from 10MHz reference using DDS in numerically controlled divider configuration, or lock to 53MHz reference

3. Downconvert using AD8348 quadrature demodulator chip. Do low pass in analog. Digitize low pass output at 21MHz – ~35 samples per transfer

5. On board high speed DAC to generate test signals (e.g. self-test possible)

6. Large memory to hold long data records (readout optional); uController could be used for data reduction

7. LVDS port to exchange data, timing with other boards (optional)

Ashmanskas, Hansen, Peterson 7/21/04

Page 2: Proposed AP2 line BPM readout card

SD

RA

M1

6M

x16

EthRd

Eth Ad

Eth Dat

Debuncher Transfer Line BPM Card (2 BPMs/card)

D

A

10/53MHz

Ø Det

Sync I/O

IN 0 A

EP

1C

6

Cyc

lon

e F

PG

A

10 Bit A/D2RF/7

Ref

FB

EthWrt

US

B

MSP430uC

A

DRd

Wrt

Eth

ern

et

Wiz

Ne

tII

M7

01

0A I/Q Dat 10 Bit A/D

53MHzVXO

Err Amp

Sdat I/O

53MHz I/O

RJ-

45

Spare I/O

Lo Pass

Lo Pass

AD8348

IN 0 B10 Bit A/D2RF/7

I/Q Dat 10 Bit A/D

Lo Pass

Lo Pass

AD8348

IN 1 A10 Bit A/D2RF/7

I/Q Dat 10 Bit A/D

Lo Pass

Lo Pass

AD8348

IN 1 B10 Bit A/D2RF/7

I/Q Dat 10 Bit A/D

Lo Pass

Lo Pass

AD8348

2RF

Ashmanskas, Hansen, Peterson 7/21/04

AD9952DDS

AD9201 x 4

SysClk

Page 3: Proposed AP2 line BPM readout card

AD 8348

Ashmanskas, Hansen, Peterson 7/21/04

Page 4: Proposed AP2 line BPM readout card

Post processing of Oscilloscope trace

Multiply by quadraturesquare wave to approximate mixer. Follow with 4 pole IIR

to approximate analog low pass

Multiply by Sine, Cosine follow with 100 nsec boxcar

to show feasibility of oscilloscopes as BPMs

Oscilloscope trace with inline bandpass filter

5mV/Div

Ashmanskas, Hansen, Peterson 7/21/04

Page 5: Proposed AP2 line BPM readout card

Cost and Schedule

Ball park cost $500 per NIM card. Four BPM plates per card

Schematic is in progress. First pass next week

Board fab 10 working days

Layout – 2 to 3 weeks after sign off on schematic

Initial debug of prototype 2 weeks.

Software – first pass 2 weeks – talks to ethernet, reports raw data after being triggered; reporting sum, difference/sum to acnet is easy; more esoteric features TBD

The plan is to having something ready to go in for testing by the end of the shutdown

Ashmanskas, Hansen, Peterson 7/21/04

We need to start ordering parts soon (can we do so next week?)

Assembly of first prototype 2-3 days.