31
Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 Spring 2009

fpga tutorial 2009 - physics.purdue.edu

  • Upload
    others

  • View
    8

  • Download
    0

Embed Size (px)

Citation preview

Page 1: fpga tutorial 2009 - physics.purdue.edu

Illustrating the FPGA design process using Quartus II design software and the Cyclone II

FPGA Starter Board.

Physics 536 Spring 2009

Page 2: fpga tutorial 2009 - physics.purdue.edu

Digital logic:Equivalent to a large number of discrete logic elementsNOT a microprocessor (although microprocessors can be implemented in an FPGA design)

High density:All the logic is inside a single chipNo need for interconnecting traces on PCB between logic circuits

Reprogrammable:Designs can be changed after the hardware has been manufacturedHigh-level design software optimizes the usage of limited resources

Page 3: fpga tutorial 2009 - physics.purdue.edu

Both companies produce competitive products neither is endorsed. Other companies exist...We use Altera tools to demonstrate the design process.Xilinx has a similar set of tools.Conceptually, the design process is the same.

Page 4: fpga tutorial 2009 - physics.purdue.edu

AlteraEP2C20F484C7N

$56.30 from Digi-Key

Configuration device stores the design that is automatically downloaded when power is applied.

Page 5: fpga tutorial 2009 - physics.purdue.edu

Implement a 4-input XOR function:Output will be high only when exactly one input is high.Use KEY[0..3] as inputs.Show output on green LED.

Boolean algebra:

We could simplify this, but choose not to.

Page 6: fpga tutorial 2009 - physics.purdue.edu

Design entry:Schematic entryHigh level language

Synthesis:Translating design into logic elements

Simulation:Validate design logic

Fitting:Implementing logic using FPGA resources

Page 7: fpga tutorial 2009 - physics.purdue.edu

Double click here

Altera software is installed under C:\Altera\...

Please be patient...

Page 8: fpga tutorial 2009 - physics.purdue.edu
Page 9: fpga tutorial 2009 - physics.purdue.edu

This should be correct...

Page 10: fpga tutorial 2009 - physics.purdue.edu
Page 11: fpga tutorial 2009 - physics.purdue.edu

File New Project Wizard...What is the working directory for this project?

H:\Physics536

What is the name of this project?FirstExample

What is the name of the top-level entity...?FirstExample (default)

Then click Next > ... Click Yes to create the directory.No need to add design files, so click Next > .

Page 12: fpga tutorial 2009 - physics.purdue.edu

Select the device:Family: Cyclone IIDevice: EP2C20F484C7

Then click Finish .

Page 13: fpga tutorial 2009 - physics.purdue.edu

If you can t get something simple to work, don t expect to be able to do anything complicated...A much simpler design:

Input KEY0Output to green LEDG0

KEY[0] LEDG[0]

Input pin Output pinBuffer

Page 14: fpga tutorial 2009 - physics.purdue.edu

File New Block Diagram/Schematic File

Add components

Add wires

Page 15: fpga tutorial 2009 - physics.purdue.edu

Click on navigate to .../primitives/pin/inputClick OK, click to place the pin.

Do the same for the output pin.

Page 16: fpga tutorial 2009 - physics.purdue.edu

Buffers can be used to drive special signals in the FPGA. In this case we don t need anything special so we can select

.../primitives/buffer/wire

Click the Wire tool ( ) and connect the pins to the buffer.

Page 17: fpga tutorial 2009 - physics.purdue.edu

Double-click on the text associated with the pins

Change input pin name to KEY[0] and output pin name to LEDG[0] .

Page 18: fpga tutorial 2009 - physics.purdue.edu

File Save ProjectProcessing Start CompilationSuccess? If not, fix the problem; try again.Look at resource usage:

But wait... how does it know which pins are physically wired to KEY[0] and LEDG[0]?

Total logic elements: 0/18,752 (0%)

Total pins: 2/315 (<1%)Not too surprising...

Page 19: fpga tutorial 2009 - physics.purdue.edu

Pins can be assigned individually:Assignments Pins

Or imported from a file:Assignments Import Assignments

Don t forget to re-compile the design.

C:\Altera\Kits\CycloneII_Starter_Kit-v1.0.0/...

.../Examples/CII_Starter_demonstrations/design_files/CII_Starter_pin_assignments.csv

Page 20: fpga tutorial 2009 - physics.purdue.edu

Plug in and turn on the DC powerPlug in the USB cable.Tools Programmer Start

This file contains the configuration data to be downloaded into the FPGA.

Page 21: fpga tutorial 2009 - physics.purdue.edu

Sort of...Pins are pulled high via 10k resistors.

Low-pass filter to prevent the switches from bouncing .

Page 22: fpga tutorial 2009 - physics.purdue.edu

Invert the KEY[0..3] inputs before assigning them to D0, D1, D2, D3.Use .../primitives/logic/not for inverterImplement the logic:

Use 4-input AND and 4-input OR gates:.../primitives/logic/and4.../primitives/logic/or4

Page 23: fpga tutorial 2009 - physics.purdue.edu

Can you spot the mistake? The compiler certainly can!

Page 24: fpga tutorial 2009 - physics.purdue.edu

We need to specify all possible inputs.File New... Other Files Waveform Vector File

Right-click here.

Page 25: fpga tutorial 2009 - physics.purdue.edu

Right-click under Name Insert Insert Node or Bus...

Page 26: fpga tutorial 2009 - physics.purdue.edu

Left-click on the KEY signal.Left-click on the , then OK

File Save...H:\Physics536\FirstExample\Waveform1.wvf

c

Page 27: fpga tutorial 2009 - physics.purdue.edu

Processing Simulator ToolSimulation input: H:\Physics536\FirstExample\Waveform1.wvf

Click Start , then Open to examine the output.

Page 28: fpga tutorial 2009 - physics.purdue.edu

Does this look right?

We should expect only 1110, 1101, 1011 and 0111 to give and output of 1...Check the timing report...

Page 29: fpga tutorial 2009 - physics.purdue.edu

Longest tpd (propagation delay) from source pin KEY[1] to destination pin LEDG[0] is 10.24 ns.

Increase period of each input vector from 10ns to 50 ns...

Page 30: fpga tutorial 2009 - physics.purdue.edu

Now this looks like what one would expect.Try downloading the FPGA with this configuration and try it out.

Page 31: fpga tutorial 2009 - physics.purdue.edu

This document was created with Win2PDF available at http://www.daneprairie.com.The unregistered version of Win2PDF is for evaluation or non-commercial use only.

http://www.daneprairie.com

OCCBIO 2007 Tutorial on FPGA-Acceleration Processors

OCCBIO 2007 Tutorial on FPGA-Acceleration Processors

Documents
Basic FPGA Tutorial 1 INTRODUCTION 1.1 Motivation "Basic FPGA Tutorial" is a document made for beginners who are entering the FPGA world. This tutorial explains, step by step, the

Basic FPGA Tutorial 1 INTRODUCTION 1.1 Motivation "Basic FPGA Tutorial" is a document made for beginners who are entering the FPGA world. This tutorial explains, step by step, the

Documents
256 10 GX FPGA Development Board - Intel FPGA and SoC 826: Hierarchical Partial Reconfiguration Tutorial for Stratix® 10 GX FPGA Development Board Updated for Intel ® Quartus Prime

256 10 GX FPGA Development Board - Intel FPGA and SoC 826: Hierarchical Partial Reconfiguration Tutorial for Stratix® 10 GX FPGA Development Board Updated for Intel ® Quartus Prime

Documents
FPGA Design Tutorial - Sharifce.sharif.edu/courses/90-91/1/ce483-1/resources/root/Synthesis/FPGA... · FPGA Design Tutorial Version 3.1 ... Performing HDL coding for synthesis as

FPGA Design Tutorial - Sharifce.sharif.edu/courses/90-91/1/ce483-1/resources/root/Synthesis/FPGA... · FPGA Design Tutorial Version 3.1 ... Performing HDL coding for synthesis as

Documents
Synplicity FPGA Synthesiscsg.csail.mit.edu/6.375/6_375_2009_www/handouts/... · 2009-02-19 · Synplicity FPGA Synthesis Synplify Pro Tutorial September 2007 Synplicity, Inc. 600

Synplicity FPGA Synthesiscsg.csail.mit.edu/6.375/6_375_2009_www/handouts/... · 2009-02-19 · Synplicity FPGA Synthesis Synplify Pro Tutorial September 2007 Synplicity, Inc. 600

Documents
Trigger Validation Board PVSS panels tutorial 1. TVB components 2 FPGA controls : FPGA HCAL hadron trigger FPGA EPPI electron, photon, pi0, Global

Trigger Validation Board PVSS panels tutorial 1. TVB components 2 FPGA controls : FPGA HCAL hadron trigger FPGA EPPI electron, photon, pi0, Global

Documents
A Tutorial on VHDL Synthesis, Place and Route for FPGA …cse.iitd.ernet.in/~anup/homepage/files/presentations/syntut.pdf · A Tutorial on VHDL Synthesis, Place and Route for FPGA

A Tutorial on VHDL Synthesis, Place and Route for FPGA …cse.iitd.ernet.in/~anup/homepage/files/presentations/syntut.pdf · A Tutorial on VHDL Synthesis, Place and Route for FPGA

Documents
Tutorial on FPGA Design Flow based on Aldec Active HDL ver 1.6

Tutorial on FPGA Design Flow based on Aldec Active HDL ver 1.6

Documents
FPGA tutorial - indico.cern.ch · Organisation Structure: 1. Solution of the last Excercise 2. Presentation (FPGA / electronics / Verilog) 3. Hand's on tutorial Please ask your qu

FPGA tutorial - indico.cern.ch · Organisation Structure: 1. Solution of the last Excercise 2. Presentation (FPGA / electronics / Verilog) 3. Hand's on tutorial Please ask your qu

Documents
Tutorial on FPGA Design Flow based on Xilinx ISE Webpack and

Tutorial on FPGA Design Flow based on Xilinx ISE Webpack and

Documents
xilinx fpga development - · PDF fileXilinx FPGA Development Environment Tutorial Eric MacDonald . ... File->Open Proiect X Processes No flow available. P¶ocesses T cl Shell Find

xilinx fpga development - · PDF fileXilinx FPGA Development Environment Tutorial Eric MacDonald . ... File->Open Proiect X Processes No flow available. P¶ocesses T cl Shell Find

Documents
FPGA Design Tutorial - CAE Usershomepages.cae.wisc.edu/~ece554/new_website/Tutorial/tutorial4-1.pdf · ECE 554 – Digital Engineering Laboratory FPGA Design Tutorial Version 4.1

FPGA Design Tutorial - CAE Usershomepages.cae.wisc.edu/~ece554/new_website/Tutorial/tutorial4-1.pdf · ECE 554 – Digital Engineering Laboratory FPGA Design Tutorial Version 4.1

Documents
Programming 8051 on a FPGA board - UCF Department of …jinyier/courses/EEE4932/lab3_8051/source/8051... · Programming 8051 on a FPGA board ... The objective of this tutorial is

Programming 8051 on a FPGA board - UCF Department of …jinyier/courses/EEE4932/lab3_8051/source/8051... · Programming 8051 on a FPGA board ... The objective of this tutorial is

Documents
FPGA Design Automation: A Survey - VAST labcadlab.cs.ucla.edu/~cong/papers/FPGA_DA.pdf · survey/tutorial papers (e.g., [28, 52]) in this area are 10–15 years old, ... As the FPGA

FPGA Design Automation: A Survey - VAST labcadlab.cs.ucla.edu/~cong/papers/FPGA_DA.pdf · survey/tutorial papers (e.g., [28, 52]) in this area are 10–15 years old, ... As the FPGA

Documents
Version 1.8 From Cryptol to FPGA: A Tutorialgauss.ececs.uc.edu/Courses/c626/lectures/Cryptol/Cryptol-Tutorial.pdfFrom Cryptol to FPGA: A Tutorial | v | List of Figures Figure 3-1 Map

Version 1.8 From Cryptol to FPGA: A Tutorialgauss.ececs.uc.edu/Courses/c626/lectures/Cryptol/Cryptol-Tutorial.pdfFrom Cryptol to FPGA: A Tutorial | v | List of Figures Figure 3-1 Map

Documents
Xilinx Tutorial - TU Delftduteela.et.tudelft.nl/~elca/XilinxTutor/tutorial.pdf · Xilinx Tutorial Spartan III FPGA board ... that delivers parameterized cores optimized for Xilinx

Xilinx Tutorial - TU Delftduteela.et.tudelft.nl/~elca/XilinxTutor/tutorial.pdf · Xilinx Tutorial Spartan III FPGA board ... that delivers parameterized cores optimized for Xilinx

Documents
Tutorial: Hardware Trojan Insertion on FPGA · Tutorial: Hardware Trojan Insertion on FPGA Kan Xiao and Mohammed Tehranipoor Department of Electrical & Computer Engineering University

Tutorial: Hardware Trojan Insertion on FPGA · Tutorial: Hardware Trojan Insertion on FPGA Kan Xiao and Mohammed Tehranipoor Department of Electrical & Computer Engineering University

Documents
FPGA Design Tutorial

FPGA Design Tutorial

Documents
FPGA Design Flow Xilinx - George Mason Universityece.gmu.edu/.../ECE/ECE448/S09/documentation/FPGA_Design_Flow… · Tutorial on FPGA Design Flow based on Xilinx ISE Webpack ... Xilinx9x

FPGA Design Flow Xilinx - George Mason Universityece.gmu.edu/.../ECE/ECE448/S09/documentation/FPGA_Design_Flow… · Tutorial on FPGA Design Flow based on Xilinx ISE Webpack ... Xilinx9x

Documents
Tutorial: Working with Verilog and the Xilinx FPGA in ISE 10kalla/ECE3700/ISE-Tutorial-Verilog-10.1.pdf · Tutorial: Working with Verilog and the Xilinx FPGA ... • Load that bit

Tutorial: Working with Verilog and the Xilinx FPGA in ISE 10kalla/ECE3700/ISE-Tutorial-Verilog-10.1.pdf · Tutorial: Working with Verilog and the Xilinx FPGA ... • Load that bit

Documents
FPGA Schematic and HDL Design Tutorial - fh …dodo.fb06.fh-muenchen.de/hermann/digital/schematic editor.pdf · FPGA Schematic and HDL Design Tutorial iii latest version of the releva

FPGA Schematic and HDL Design Tutorial - fh …dodo.fb06.fh-muenchen.de/hermann/digital/schematic editor.pdf · FPGA Schematic and HDL Design Tutorial iii latest version of the releva

Documents
Altera Monitor Program Tutorial - cvut.czdcenet.felk.cvut.cz/edu/fpga/doc/Altera_Monitor_Program.pdf · Altera Monitor Program Tutorial For Quartus II 13.0 1Introduction This tutorial

Altera Monitor Program Tutorial - cvut.czdcenet.felk.cvut.cz/edu/fpga/doc/Altera_Monitor_Program.pdf · Altera Monitor Program Tutorial For Quartus II 13.0 1Introduction This tutorial

Documents
Tutorial on FPGA Routing

Tutorial on FPGA Routing

Education
INTRODUCTION TO RECONFIGURABLE COMPUTINGrssi.ncsa.illinois.edu/proceedings/tutorial/NCSA.pdf · • Field Programmable Gate Array (FPGA) is the enabling technology • FPGA vs. microprocessor

INTRODUCTION TO RECONFIGURABLE COMPUTINGrssi.ncsa.illinois.edu/proceedings/tutorial/NCSA.pdf · • Field Programmable Gate Array (FPGA) is the enabling technology • FPGA vs. microprocessor

Documents
FPGA Introductory Tutorial: Part 1sh295/EE110/Labs/Lab7tutorial.pdf · Part 1 of the tutorial will cover the basics of creating a Project, ... Change “Currently selected hardware”

FPGA Introductory Tutorial: Part 1sh295/EE110/Labs/Lab7tutorial.pdf · Part 1 of the tutorial will cover the basics of creating a Project, ... Change “Currently selected hardware”

Documents
OCCBIO 2007 Tutorial on FPGA-Acceleration Processors

OCCBIO 2007 Tutorial on FPGA-Acceleration Processors

Documents
Tutorial on FPGA Design Flow based on Xilinx ISE WebPack and ISim

Tutorial on FPGA Design Flow based on Xilinx ISE WebPack and ISim

Documents
My First FPGA Tutorial - intel.com · Altera Corporation v About this Tutorial This tutorial provides comprehensive information that will help you understand how to create an Altera®

My First FPGA Tutorial - intel.com · Altera Corporation v About this Tutorial This tutorial provides comprehensive information that will help you understand how to create an Altera®

Documents
RFNoC™ Tutorial: FPGA Design - Squarespace„¢ Tutorial: FPGA Design Jonathon Pendlum 8/26/2015 RFNoC FPGA Design Basics Prerequisites Directory structure, Makefiles, Vivado AXI-Stream,

RFNoC™ Tutorial: FPGA Design - Squarespace„¢ Tutorial: FPGA Design Jonathon Pendlum 8/26/2015 RFNoC FPGA Design Basics Prerequisites Directory structure, Makefiles, Vivado AXI-Stream,

Documents
A Tutorial on FPGA Routing - University of · PDF fileA Tutorial on FPGA Routing Daniel Gomez-Prado Maciej Ciesielski dgomezpr@ecs.umass.edu ciesiel@ecs.umass.edu Department of Electrical

A Tutorial on FPGA Routing - University of · PDF fileA Tutorial on FPGA Routing Daniel Gomez-Prado Maciej Ciesielski [email protected] [email protected] Department of Electrical

Documents