Upload
zebrosprojects
View
214
Download
0
Embed Size (px)
DESCRIPTION
Abstract In this system, a low-complexity, low-memory requirement, and high-quality algorithm is proposed for VLSI implementation of an image scaling processor. The proposed image scaling algorithm consists of a sharpening spatial filter, a clamp filter, and a bilinear interpolation. To reduce the blurring and aliasing artifacts produced by the bilinear interpolation, the sharpening spatial and clamp filters are added as prefilters. To minimize the memory buffers and computing resources for the proposed image processor design, a T-model and inversed T-model convolution kernels are created for realizing the sharpening spatial and clamp filters. Furthermore, two T-model or inversed T-model filters are combined into a combined filter which requires only a one-line-buffer memory. Moreover, a reconfigurable calculation unit is invented for decreasing the hardware cost of the combined filter.
Citation preview
ZEBROS PROJECTS
Office Address: No 4 / Flat No 3D, Sai Kiran Apts, First Main Road, Kasturba Nagar, Chennai-20 web: www.zebros.in e mail : [email protected] mob: 99400 98300,9500075001
WAY TO YOUR GOAL
VLSI PROJECTS
FINAL YEAR PROJECTS
IEEE PROJECTS 2013-2014
CONTACT: 9940098300, 9500075001
E-Mail:[email protected]
ZEBROS PROJECTS
Office Address: No 4 / Flat No 3D, Sai Kiran Apts, First Main Road, Kasturba Nagar, Chennai-20 web: www.zebros.in e mail : [email protected] mob: 99400 98300,9500075001
VLSI Implementation of a Low-Cost High-Quality Image
Scaling Processor
Abstract
In this system, a low-complexity, low-memory requirement, and high-quality
algorithm is proposed for VLSI implementation of an image scaling processor. The
proposed image scaling algorithm consists of a sharpening spatial filter, a clamp filter,
and a bilinear interpolation. To reduce the blurring and aliasing artifacts produced by
the bilinear interpolation, the sharpening spatial and clamp filters are added as
prefilters. To minimize the memory buffers and computing resources for the proposed
image processor design, a T-model and inversed T-model convolution kernels are
created for realizing the sharpening spatial and clamp filters. Furthermore, two T-
model or inversed T-model filters are combined into a combined filter which requires
only a one-line-buffer memory. Moreover, a reconfigurable calculation unit is invented
for decreasing the hardware cost of the combined filter. Moreover, the computing
resource and hardware cost of the bilinear interpolator can be efficiently reduced by an
algebraic manipulation and hardware sharing techniques. The VLSI architecture in this
work can achieve 280 MHz with 6.08-K gate counts, and its core area is 30 378μm2
synthesized by 0.13-μm CMOS process. Compared with previous low-complexity
techniques, this work reduces gate counts by more than 34.4% and requires only a one-
line-buffer memory.
ZEBROS PROJECTS
Office Address: No 4 / Flat No 3D, Sai Kiran Apts, First Main Road, Kasturba Nagar, Chennai-20 web: www.zebros.in e mail : [email protected] mob: 99400 98300,9500075001
ZEBROS PROJECTS
SOFTWARE BASED HARDWARE BASED
Networking VLSI
Data Mining Mat lab
Grid Computing Robotics
Network Security Embedded
Image Processing Bio Medical
Web Applications Power Systems
Mobile Computing Power Electronics
Software Engineering Java with Embedded
Cloud Computing Android
What is IEEE?
The Institute of Electrical and Electronics Engineers or IEEE (read eye-triple-e) is Incorporated in the State of New York, United States. It was formed in 1963 by the merger of the Institute of Radio Engineers (IRE, founded 1912) and the American Institute of Electrical Engineers (AIEE, founded 1884). A membership organization comprised of engineers, scientists and students that sets standards for computers and communications. It is a nonprofit organization with more than 365,000 members in around 150 countries.
The IEEE describes itself as "the world's largest technical professional society -- promoting the development and application of electro technology and allied sciences for the benefit of humanity, the advancement of the profession, and the well-being of our members."
Why IEEE based projects?
It grantees for standard
It assured latest solution for problems
It delivers new patented technologies at an ever-increasing pace
It access world-class technical information provided by the IEEE and cut down your
research time.
ZEBROS PROJECTS
Office Address: No 4 / Flat No 3D, Sai Kiran Apts, First Main Road, Kasturba Nagar, Chennai-20 web: www.zebros.in e mail : [email protected] mob: 99400 98300,9500075001
OUR FEATURES
24*7 Call Support
Project Execution through Remote System
20 Days Technical classes taken by Corporate Trainer
Unlimited Project & Technical Support through your academic
Project software Installation support
PROJECT SUPPORT
0th Review 1st Review
Abstract Existing System Disadvantages Proposed System Advantages Objective System Requirements System Architecture
Literature Survey Module List Module Description Data Flow Diagram Level DFD Module Wise DFD Problem Definition Review Document Explanation
2nd Review 3rd Review
Use case Diagram Class Diagram Collaboration Diagram Sequence Diagram Activity Diagram Testing & test cases Partial Code Screenshot for First two
module Review Document Explanation
Conclusion References Future Enhancement 65% code (Executable Format) Required Software Review Document Explanation
Final Review
Complete Code with Enhancement
Final Document (University Standard Format)
Complete Explanation for Project Concept & Code