4
Sri Vidya College of Engineering & Technology Dept of EEE EE8351 Digital Logic Circuits - Course Plan Page 1

Sri Vidya College of Engineering & Technology – Dept of EEE · 2018-07-13 · Adders, Subtractors Code converters Tutorial ... JK, D ánd T flip flops level triggering and edge

  • Upload
    others

  • View
    3

  • Download
    0

Embed Size (px)

Citation preview

Page 1: Sri Vidya College of Engineering & Technology – Dept of EEE · 2018-07-13 · Adders, Subtractors Code converters Tutorial ... JK, D ánd T flip flops level triggering and edge

Sri Vidya College of Engineering & Technology – Dept of EEE

EE8351 – Digital Logic Circuits - Course Plan Page 1

Page 2: Sri Vidya College of Engineering & Technology – Dept of EEE · 2018-07-13 · Adders, Subtractors Code converters Tutorial ... JK, D ánd T flip flops level triggering and edge

Sri Vidya College of Engineering & Technology – Dept of EEE

EE8351 – Digital Logic Circuits - Course Plan Page 2

Page 3: Sri Vidya College of Engineering & Technology – Dept of EEE · 2018-07-13 · Adders, Subtractors Code converters Tutorial ... JK, D ánd T flip flops level triggering and edge

Sri Vidya College of Engineering & Technology – Dept of EEE

EE8351 – Digital Logic Circuits - Course Plan Page 3

Page 4: Sri Vidya College of Engineering & Technology – Dept of EEE · 2018-07-13 · Adders, Subtractors Code converters Tutorial ... JK, D ánd T flip flops level triggering and edge

Sri Vidya College of Engineering & Technology – Dept of EEE

EE8351 – Digital Logic Circuits - Course Plan Page 4