84
Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design

Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

  • Upload
    others

  • View
    7

  • Download
    0

Embed Size (px)

Citation preview

Page 1: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

1 Copyright © 2013 Elsevier Inc. All rights reserved.

Chapter 3

Sequential Logic Design

Page 2: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

2 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.1 Cross-coupled inverter pair

Page 3: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

3 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.2 Bistable operation of cross-coupled inverters

Page 4: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

4 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.3 SR latch schematic

Page 5: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

5 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.4 Bistable states of SR latch

Page 6: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

6 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.5 SR latch truth table

Page 7: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

7 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.6 SR latch symbol

Page 8: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

8 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.7 D latch: (a) schematic, (b) truth table, (c) symbol

Page 9: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

9 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.8 D flip-flop: (a) schematic, (b) symbol, (c) condensed symbol

Page 10: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

10 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.9 A 4-bit register: (a) schematic and (b) symbol

Page 11: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

11 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.10 Enabled flip-flop: (a, b) schematics, (c) symbol

Page 12: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

12 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.11 Synchronously resettable flip-flop: (a) schematic, (b, c)

symbols

Page 13: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

13 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.12 D latch schematic

Page 14: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

14 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.13 D flip-flop schematic

Page 15: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

15 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.14 Example waveforms

Page 16: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

16 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.15 Solution waveforms

Page 17: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

17 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.16 Three-inverter loop

Page 18: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

18 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.17 Ring oscillator waveforms

Page 19: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

19 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.18 An improved (?) D latch

Page 20: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

20 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.19 Latch waveforms illustrating race condition

Page 21: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

21 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.20 Flip-flop current state and next state

Page 22: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

22 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.21 Example circuits

Page 23: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

23 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.22 Finite state machines: (a) Moore machine, (b) Mealy

machine

Page 24: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

24 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.23 Campus map

Page 25: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

25 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.24 Black box view of finite state machine

Page 26: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

26 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.25 State transition diagram

Page 27: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

27 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.26 State machine circuit for traffic light controller

Page 28: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

28 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.27 Timing diagram for traffic light controller

Page 29: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

29 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.28 Divide-by-3 counter (a) waveform and (b) state transition diagram

Page 30: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

30 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.29 Divide-by-3 circuits for (a) binary and (b) one-hot encodings

Page 31: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

31 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.30 FSM state transition diagrams: (a) Moore machine, (b) Mealy machine

Page 32: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

32 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.31 FSM schematics for (a) Moore and (b) Mealy machines

Page 33: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

33 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.32 Timing diagrams for Moore and Mealy machines

Page 34: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

34 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.33 (a) single and (b) factored designs for modified

traffic light controller FSM

Page 35: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

35 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.34 State transition diagrams: (a) unfactored, (b) factored

Page 36: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

36 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.35 Circuit of found FSM for Example 3.9

Page 37: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

37 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.36 State transition diagram of found FSM from Example 3.9

Page 38: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

38 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.37 Timing specification for synchronous sequential circuit

Page 39: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

39 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.38 Path between registers and timing diagram

Page 40: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

40 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.39 Maximum delay for setup time constraint

Page 41: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

41 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.40 Minimum delay for hold time constraint

Page 42: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

42 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.41 Back-to-back flip-flops

Page 43: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

43 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.42 Sample circuit for timing analysis

Page 44: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

44 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.43 Timing diagram: (a) general case, (b) critical path, (c) short path

Page 45: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

45 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.44 Corrected circuit to fix hold time problem

Page 46: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

46 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.45 Timing diagram with buffers to fix hold time problem

Page 47: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

47 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.46 Clock skew caused by wire delay

Page 48: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

48 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.47 Timing diagram with clock skew

Page 49: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

49 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.48 Setup time constraint with clock skew

Page 50: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

50 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.49 Hold time constraint with clock skew

Page 51: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

51 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.50 Input changing before, after, or during aperture

Page 52: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

52 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.51 Stable and metastable states

Page 53: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

53 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.52 Synchronizer symbol

Page 54: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

54 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.53 Simple synchronizer

Page 55: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

55 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.54 Input timing

Page 56: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

56 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.55 Circuit model of bistable device

Page 57: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

57 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.56 Resolution trajectories

Page 58: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

58 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.57 Spatial and temporal parallelism in the cookie kitchen

Page 59: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

59 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.58 Circuit with no pipelining

Page 60: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

60 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.59 Circuit with two-stage pipeline

Page 61: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

61 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.60 Circuit with three-stage pipeline

Page 62: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

62 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.61 Input waveforms of SR latch for Exercise 3.1

Page 63: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

63 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.62 Input waveforms of SR latch for Exercise 3.2

Page 64: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

64 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.63 Input waveforms of D latch or flip-flop for Exercises 3.3 and 3.5

Page 65: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

65 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.64 Input waveforms of D latch or flip-flop for Exercises 3.4 and 3.6

Page 66: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

66 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.65 Mystery circuit

Page 67: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

67 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.66 Mystery circuit

Page 68: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

68 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.67 Muller C-element

Page 69: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

69 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.68 Circuits

Page 70: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

70 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.69 State transition diagram

Page 71: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

71 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.70 State transition diagram

Page 72: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

72 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.71 FSM input waveforms

Page 73: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

73 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.72 FSM schematic

Page 74: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

74 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.73 FSM schematic

Page 75: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

75 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.74 Registered four-input XOR circuit

Page 76: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

76 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.75 2-bit adder schematic

Page 77: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

77 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.76 New and improved synchronizer

Page 78: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

78 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 3.77 Signal waveforms

Page 79: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

79 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure M 01

Page 80: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

80 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure M 02

Page 81: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

81 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure M 03

Page 82: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

82 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure M 04

Page 83: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

83 Copyright © 2013 Elsevier Inc. All rights reserved.

Figure M 05

Page 84: Chapter 3 Sequential Logic Design - Elsevier · Copyright © 2013 Elsevier Inc. All rights reserved. 84 UNN Figure 1. Title: Slide 1 Author: CEPHA Created Date: 8/27/2012 3:01:18

84 Copyright © 2013 Elsevier Inc. All rights reserved.

UNN Figure 1