Upload
others
View
0
Download
0
Embed Size (px)
Citation preview
1 Copyright © 2013 Elsevier Inc. All rights reserved.
Chapter 6
Processes and Operating
Systems
2 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.1 Scheduling overhead is paid for at a nonlinear rate.
3 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.2 Example definitions of initiation times and deadlines.
4 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.3 A sequence of processes with a high initiation rate.
5 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.4 Data dependencies among processes.
6 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.5 Communication among processes at different rates.
7 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.6 Scheduling states of a process.
8 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.7 Sequence diagram for preemptive execution.
9 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.8 Sequence diagram for a FreeRTOS.org context switch.
10 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.9 An active class in UML.
11 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.10 A collaboration diagram with active and normal objects.
12 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.11 An example of rate-monotonic scheduling.
13 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.12 C code for rate-monotonic scheduling.
14 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.13 C code for earliest-deadline-first scheduling.
15 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.14 Shared memory communication implemented on a bus.
16 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.15 Message passing communication.
17 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.16 Use of a UML signal.
18 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.17 Sequence diagram for RTOS interrupt latency.
19 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.18 Interrupt latency during a critical section.
20 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.19 An L-shaped usage distribution.
21 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.20 Architecture of a power-managed system.
22 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.21 The Advanced Configuration and Power Interface and its relationship to a complete system.
23 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.22 Windows CE layer diagram.
24 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.23 OAL architecture in Windows CE.
25 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.24 Kernel and user address spaces in Windows CE.
26 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.25 User address space in Windows CE.
27 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.26 Sequence diagram for an interrupt.
28 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.27 The ADPCM coding scheme.
29 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.28 An ADPCM compression system.
30 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.29 Class diagram for the answering machine.
31 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.30 Physical class interfaces for the answering machine.
32 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.31 The message classes for the answering machine.
33 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.32 Operational classes for the answering machine.
34 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.33 State diagram for the Controls activate behavior.
35 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.34 State diagrams for the record-msg and playback-msg behaviors.
36 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.35 Hardware platform for the answering machine.
37 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.36 Engine block diagram.
38 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.37 Requirements for the engine controller.
39 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.38 Periods for data in the engine controller.
40 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.39 Class diagram for the engine controller.
41 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.40 State diagram for throttle position sensing.
42 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.41 State diagram for injector pulse width.
43 Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 6.42 State diagram for spark advance angle.
44 Copyright © 2013 Elsevier Inc. All rights reserved.
UN Figure 6.1
45 Copyright © 2013 Elsevier Inc. All rights reserved.
UN Figure 6.2
46 Copyright © 2013 Elsevier Inc. All rights reserved.
UN Figure 6.3
47 Copyright © 2013 Elsevier Inc. All rights reserved.
UN Figure 6.4
48 Copyright © 2013 Elsevier Inc. All rights reserved.
UN Figure 6.5
49 Copyright © 2013 Elsevier Inc. All rights reserved.
UN Figure 6.6
50 Copyright © 2013 Elsevier Inc. All rights reserved.
UN Figure 6.7
51 Copyright © 2013 Elsevier Inc. All rights reserved.
UN Figure 6.8
52 Copyright © 2013 Elsevier Inc. All rights reserved.
UN Figure 6.9