10
VIRTEX - 4 LAYOUT

Virtex-4 Architecture

Embed Size (px)

Citation preview

Page 1: Virtex-4 Architecture

VIRTEX - 4 LAYOUT

Page 2: Virtex-4 Architecture

Virtex-4 FPGA Family Members

Page 3: Virtex-4 Architecture

POWER PC

I/Os Pad Left Global Clock

DCMs

PCMDs

Buffer I/Os

BUFGCTRLs

I/O BanksI/Os Pad Right

DSP Block

BRAM

CLBs (32 CLBs)

Page 4: Virtex-4 Architecture

pp

PowerPC

Page 5: Virtex-4 Architecture

I/O PADS LEFT

I/O PADS RIGHT

BASIC I/O DIAGRAM

V4 I/O TILES

Page 6: Virtex-4 Architecture

DCMs

PMCDs

Buffer I/Os

DCMS(Top Half)

DCMS(Bottom

Half)

PMCD(Top Half)

PMCD(Bottom

Half)

Buffer I/Os

BUFGCTRLs

(Top Half)BUFGCTRLs

(Bottom Half)

Buffer I/Os

ILOGIC

IOB

IOBank BUFGCTR

Ls

BUFGCTRLs

ICAP

Page 7: Virtex-4 Architecture

BUFGCTRLs

Page 8: Virtex-4 Architecture

BLOCK RAM

BLOCK RAM

Page 9: Virtex-4 Architecture

Configurable Logic Blocks (CLBs)

Arrangement of Slices within the CLB

Simplified Virtex-4 General SliceL/ SliceM

Page 10: Virtex-4 Architecture

THANKS