SOC System on Chip2/15/2014Verification with System Verilog1
VLSI/Chip Design Flow2/15/2014Verification with System
Verilog2Design SpecificationsFloorPlanningTechnologyLibrarySDF
&ParasiticsDesign Entry (Schematic/HDL)Functional Verification
& Power AnalysisLogic & Test SynthesisLayout
DesignPlacement &
RoutingStaticTimingAnalysisGateLevelSimulationFormalVerificationPowerEstimationPhysical
VerificationTapeoutFront EndBack EndVerification SignoffFloor
Planning & CTSNow lets start our learning towards the actual
objective of our course.2/15/2014Verification with System
Verilog3
