Sequential example

Embed Size (px)

DESCRIPTION

sample coding for sequential programming

Citation preview

Flip-flop with Positive-Edge Clock

LatchesPositive LatchLibrary IEEE;

Use ieee.std_logic_1164.all;

Entity platch is

Port (E, D: in std_logic;

Q: out std_logic);

End platch;

Architecture behavioral of platch is

Begin

Process (E, D)

Begin

If (E ='1') then

Q