Embed Size (px)
Citation preview
EE142 Lecture18
1
Amin ArbabianJan M. Rabaey
Lecture 18: LNA Design
EE142 – Fall 2010
Oct. 28th, 2010
University of California, Berkeley
2EE142-Fall 2010
Midterm Results
Ugrad Average: 42 (Max=83)
Grad Average: 64 (Max=85)
Total Average: 49
EE142 Lecture18
2
3EE142-Fall 2010
Undergraduate Project Opportunities
1. High efficiency GSM power amplifier design for “The Village Base Station” project– Supply modulation / Switching supplies /…
– The efficiency of the PA drops if we reduce the output power. We wish to maintain the efficiency under “back-off”
The Technology and Infrastructure for Emerging Regions group seeks a talented undergraduate electrical engineer for the Village Base Station project. The Village Base Station is building a GSM base station optimized for low-density areas without existing coverage. We hope to provide cellular coverage to the billions of people currently without any network.
Eric Brewer
Kurtis Heimerl [email protected]
http://www.cs.berkeley.edu/~kheimerl/pubs/vbts_nsdr10.pdf
4EE142-Fall 2010
Ugrad Research Projects (2)
2. TUSI project (Prof. Niknejad’s group at BWRC)
90GHz carrier, 40GHz BW UWB imager
Design of high-speed analog/RF blocks
EE142 Lecture18
3
5EE142-Fall 2010
Input Termination
Let's take the most optimistic situation where the MOSFET noise is negligible. Then the noise figure due to the input termination resistor is bounded by
The termination adds 3 dB of noise figure! In sub-dB applications this is totally intolerable. In other applications, though, this may be a cheap and simple solution.
6EE142-Fall 2010
Common-Gate LNA
EE142 Lecture18
4
7EE142-Fall 2010
Common Gate Noise Figure
8EE142-Fall 2010
Common Source with I/P Matching Network
EE142 Lecture18
5
9EE142-Fall 2010
Another Look at FET Noise Figure
From last lecture we had:
Optimum Noise Figure:
Simplifying:
10EE142-Fall 2010
MOS LNA Example
EE142 Lecture18
6
11EE142-Fall 2010
Example (2)
12EE142-Fall 2010
MOS LNA (3)
EE142 Lecture18
7
13EE142-Fall 2010
Matching Option 1
14EE142-Fall 2010
Matching Option 2
EE142 Lecture18
8
15EE142-Fall 2010
Matching Option 3
16EE142-Fall 2010
Matching Option 3
EE142 Lecture18
9
17EE142-Fall 2010
Source/ Emitter Degeneration
18EE142-Fall 2010
Inductive Degeneration
EE142 Lecture18
10
19EE142-Fall 2010
Series Resonant Input
20EE142-Fall 2010
Q-Boosting
EE142 Lecture18
11
21EE142-Fall 2010
Equivalent Circuit at Resonance
22EE142-Fall 2010
Noise with Inductive Degeneration
EE142 Lecture18
12
23EE142-Fall 2010
Drain Noise (with Degeneration)
24EE142-Fall 2010
Drain Noise (2)
EE142 Lecture18
13
25EE142-Fall 2010
Total Output Noise and Noise Figure
26EE142-Fall 2010
Noise Figure with Degeneration
EE142 Lecture18
14
27EE142-Fall 2010
LNA Chip/Package/Board Interface
28EE142-Fall 2010
Bond Wire Inductance
EE142 Lecture18
15
29EE142-Fall 2010
Package Parasitics
30EE142-Fall 2010
Cascode LNA
EE142 Lecture18
16
31EE142-Fall 2010
Noise from Cascode Device
32EE142-Fall 2010
Cascode Noise
EE142 Lecture18
17
33EE142-Fall 2010
Differential LNA Design
