Upload
others
View
0
Download
0
Embed Size (px)
Citation preview
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
1 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
1 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
1 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Intel Processor(Ivy Bridge / Sandy Bridge)PCH(Panther Point)
QFKAA
LA-8391P SchematicREV 1.0
Yosemite 10FG
2012-02-02 Rev 1.0
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
2 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
2 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
2 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Touch Pad Int.KBDpage 45
BANK 0, 1, 2, 3
Intel CPU Ivy Bridge Sandy Bridge
page 44
rPGA-989 200pin DDRIII-SO-DIMM X2
EC ROM (128KB)
1.5V DDRIII 1066/1333/1600 MT/spage 5,6,7,8,9,10
page 45
Memory BUS(DDRIII)
FCBGA-989
Intel PCH Panther Point
page 11,12
page 25,26,27,28,29,30,31,32,33
page 46
ENE KB930/KB9012
Dual Channel
HD Audio3.3V 24MHz
LPC BUS3.3V 33 MHz
USB30 4x
SATA port 2
page 45Debug Port
HDMI Conn.
page 24 USB20 3x5V 480MHz
SATA ODDpage 34
5V 3GHz(300MB/s)
Power Circuit DC/DC
page 47
RTC CKT.page 25
page 48,49,50,51,52,53,54,55,56,57,58,59
DC/DC Interface CKT.
PCI-Express 16X Gen3
NVIDIA N13P-GS/GL, 128bit with 1GB/2GB
page 13,14,15,16,17,18,19,20,21
DMI X4
VGA (DDR3)
1.5V 5GT/sPCIe Gen1 1x
page 25
SPI ROM(4MB + 2MB)
5GT/s
USB20 port 2,3page 34
USB Right
PCIeMini Card WiMax
PCIeMini Card WLAN
USB port 9
PCIe port 2
USB port 10
PCIeMini CardUSB port 12
SPK Conn
page 42ALC280
HDA Codec
PCIe port4RTS5229
page 38
1.5V 5GT/s
PCIe Gen1 1x1.5V 5GT/s
RJ45 RTL8105E-VD 10/100MRTL8111F-VB 1G
page 40
page 40
PCIe port 1
HDMI-CECpage 24
EC SMBus
page 43
FDI X82.7GT/s
page 23
CRT
LVDS Conn.page 22
3G/TV#1TV#2
CIRpage 44
G-Sensorpage 45
EC SMBus
SATA port 2
Power/BPower On/Off CKT.page 46
page 35
Finger Printer/B
page 46
JPIO(HP & MIC)
page 43
Cardreader
37.5mm*37.5mm
25mm*25mm
PCIe Gen2 2x1.5V 5GT/s
USB3.0 Right-sideUPD720202PCIe port5page 40
5V 5GT/s
5V 6GHz(600MB/s)SATA Gen3 port 1
SATA port 0page 34
SATA HDD
5V 6GHz(600MB/s)SATA Gen3 port 0
page 35B-CAS
page 36SIMSATA port 1page 36
mSATApage 36
page 36 page 36
USB port 8page 38
FingerPrinter Int. CameraUSB port 11page 22
Glasses Free 3DUSB port 13page 22
USB20 3x5V 480MHz
USB20 4x5V 480MHz
USB30 port 3,4 USB30 port 1,2USB20 port 0,1
page 39
USB Left
PCIe Gen1 1x
eDP Conn.page 22
USB3.0 Left-sideUPD720202PCIe port6page 41
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
3 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
3 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
3 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
+5VALWDESIGN CURRENT 5A
N-CHANNEL
SI4800
SUSP
+5VSDESIGN CURRENT 4A
+3VL+5VL
DESIGN CURRENT 0.1A
DESIGN CURRENT 0.1A
Ipeak=8.13A, Imax=5.69A, Iocp min=8.7
Ipeak=5A, Imax=3.5A, Iocp min=6.2A
Ipeak=20.53A, Imax=14.37A, Iocp min=23.91A
AO-3413P-CHANNEL +5VS_ODD
DESIGN CURRENT 1.6A
ODD_EN#
AO-3413P-CHANNEL +5VS_LED
DESIGN CURRENT 400mA
KB_LED
G9191+3VS_HDPDESIGN CURRENT 300mA
+5VS
LDO
N-CHANNEL
SUSP
+1.5V_CPUDESIGN CURRENT 2A
Ipeak=15A, Imax=10.5A, Iocp min=18A
RT8207M+1.5VDESIGN CURRENT 10A
SYSON
N-CHANNEL
FDS6676AS
SUSP
+1.5VS
SUSP or 0.75VR_EN#+0.75VSDESIGN CURRENT 1.5A
DESIGN CURRENT 2A
B+
TPS51125
AO-3413 +LCD_VDD
LCD_ENVDD
+3VALWDESIGN CURRENT 5A
TPS51212+1.05VS_VCCP
NCP6132A
AO-3413P-CHANNEL
+CPU_COREDESIGN CURRENT 94A
+FLICA_VCCDESIGN CURRENT 0.5AFELICA_PWR
VR_ON
SY8033BDBC
SUSP#
SUSP#
+1.8VSDESIGN CURRENT 2A
N-CHANNEL
SI4800+3VS
SUSP
P-CHANNEL
DESIGN CURRENT 15A
AO-3413P-CHANNEL +5VS_L_BCAS
DESIGN CURRENT 0.5A
BCPWON
FDS6676AS
DESIGN CURRENT 1.5A
DESIGN CURRENT 4A
AO-3413 +3V_LAN
WOL_EN#
P-CHANNEL DESIGN CURRENT 330mA
AO-3413P-CHANNEL +3V
DESIGN CURRENT 0.2A
SYSON
APL5930KAI-TRG
+3V
+1.05VDESIGN CURRENT 1A
+GFX_COREDESIGN CURRENT 50A
ADP3211A
SUSP#
Ipeak=59A, Imax=45.7A, Iocp min=70A DESIGN CURRENT 30A +VGA_CORE
AO3416
DGPU_PWR_EN#
+1.05VS_DGPUDESIGN CURRENT 3A
VGA_PWROK
+VRAM_1.5VSDESIGN CURRENT 11A
AO-3413P-CHANNEL +3VS_DGPU
DESIGN CURRENT 0.1A
DGPU_PWR_EN
N-CHANNEL
N-CHANNEL
FDS6676AS
Ipeak=6A, Imax=4.A, Iocp min=8SY8037
+VCCSA
VCCPPWRGD
DESIGN CURRENT 6A
Imax=0.3A, Iocp min=0.8AAPW7137
LNB EN
+16VSDESIGN CURRENT 0.3A
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
4 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
4 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
4 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
G3 LOW LOWLOW
BTO Option Table
STATESIGNAL
Full ON
S1(Power On Suspend)
S3 (Suspend to RAM)
S4 (Suspend to Disk)
S5 (Soft OFF)
SLP_S3# SLP_S4# SLP_S5#
+3VL
+5VL
O
O
X
O
X
O
O
X
LOW LOWLOW
LOW LOW
LOW
HIGH HIGHHIGH
HIGH HIGHHIGH
HIGH
HIGH
HIGH
Voltage Rails ( O MEANS ON X MEANS OFF )
O
O
X
S3
+3VS
X
+3VALW
+5VS
S1
O
+CPU_CORE
OO
OO
X
X X
+VTT
powerplane
O
O
O
O
O
X
S5 S4/ Battery only
X X
B+
State
+1.5VS
+1.5V
S5 S4/AC & Batterydon't exist
S5 S4/AC
+5VALW
S0
O
O
+1.05VS
+0.75VS
+1.8VS
+RTCVCC
O
O
O
O
O
O
+VSB
+VGA_CORE
Platform
Discrete (DIS@)
Calpella
SKU CPU
Optimus (OPT@)
PCH
HM76@/HM77@
VGA
Clarksfield/Arrandale N13PGSR1@/N13PGLR1@
Arrandale
KB Light
KB Light
KBL@
CEC
DHDMI@
CIR
MINI PCI-E SLOT
3G@ TV@ WIMAX@
3G TV Tuner WIMAX
G-SENSOR
Fingerprint
Fingerprint
FP@
GSENSOR@
Function
BTO
Function
BTO
explain
description
explain 10/100M Giga
8105E@ 8111E@
LAN
description
CIR
CIR@
Function
BTO
explain UMA
IHDMI@
description
HDMI
Discrete/Optimus
HDMI@
COMMON
CEC@
CPU
Arrandale Clarksfield
M1@ M3@
SLOT1SLOT2
HDMI
LAN Fingerprint CIR KB Light
G-SENSOR
G-SENSOR
SKU
DIS@ OPT@
Discrete Optimus
SKU
LVDS
3D@IEDP@
3D Panel
Discrete
Camera & Mic
Camera & Mic
Camera & Mic
CAM@
Function
BTO
explain
description
Clarksfield with S3 Power Saving
PSM3@
Arrandale Clarksfield
GPU
N13P-GS
N13PGSR1@
+VRAM_1.5VS
+GFX_CORE
+3VS_DGPU
+1.05VS_DGPU
+3VL Cap. Sensor Virtual I2C
1010 0100 bA4 H
PCH SM Bus Address
1010 0000 bA0 H
HEX
DDR SO-DIMM 1
Address
DDR SO-DIMM 0
Device
G-Sensor
HEXDevice AddressPower
NVIDIA GPUHDMI-CEC 34 H 0011 0100 b 1001 1010 b9E H
WLAN/WIMAX
+3VS
+3VS+3VS+3VS
HEX HEX
16 H
EC SM Bus1 Address
Device Address Address
EC SM Bus2 Address
Device
0001 0110 bSmart Battery 96 H 1001 0110 bPCH
Power
PowerPower
+3VL+3VL
40 H
+3VS+3VS
3G+3VS
0100 0000 b
OPTFHD@
HM76@/HM77@ N13PGSR1@/N13PGLR1@
2D HD/FHD Panel
Optimus
LVDS2D@
2D HD eDP
Optimus
N13PGS
N13P-GL
N13PGL
N13PGLR1@
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CLK_CPU_DMI#H_SNB_IVB#
H_DRAMRST#
H_PROCHOT#_R
PM_DRAM_PWRGD_RPM_SYS_PWRGD_BUF
BUF_CPU_RST#
TP_SKTOCC#
H_PECI
H_THERMTRIP#_R
H_PM_SYNC
H_CATERR#
PM_DRAM_PWRGD_R
H_PWRGOOD_R
CLK_CPU_DMI
CLK_CPU_EDP
CLK_CPU_EDP#
XDP_BPM#1
XDP_BPM#2
XDP_BPM#0
XDP_BPM#3
PBTN_OUT#XDP_CPU_HOOK0H_PWRGOOD
XDP_PREQ#XDP_PRDY#
XDP_TDO
XDP_CPU_HOOK3CLK_CPU_ITPCLK_CPU_ITP#
XDP_TCK
XDP_CPU_HOOK1XDP_CPU_HOOK2
XDP_CPU_HOOK6
XDP_TMS
XDP_TRST#
PLT_RST#
VGATE
XDP_TDI
XDP_DBRESET#
CFG0
XDP_BPM#4XDP_BPM#4_R
XDP_DBRESET#
XDP_BPM#5XDP_BPM#5_RXDP_BPM#6XDP_BPM#6_R
XDP_TCK_RXDP_TMS_R
XDP_BPM#1_R
XDP_TRST#_R
XDP_BPM#2_RXDP_BPM#3_R
XDP_TDI_RXDP_TDO_R
XDP_BPM#3
XDP_BPM#0
XDP_BPM#2XDP_BPM#1
XDP_DBRESET#_R
XDP_PRDY#_R
XDP_BPM#0_R
XDP_PRDY#XDP_PREQ#
XDP_TCKXDP_TMSXDP_TRST#
XDP_TDIXDP_TDO
XDP_PREQ#_R
XDP_BPM#7XDP_BPM#7_R
+FAN1
+FAN1
SUSP
PM_SYS_PWRGD_BUF
BUFO_CPU_RST# BUF_CPU_RST#
PLT_RST#
XDP_TDO_R
XDP_TCK_R
XDP_TRST#_R
XDP_TMS_R
XDP_TDI_R
XDP_PREQ#_R
SM_RCOMP_0SM_RCOMP_1SM_RCOMP_2
H_PWRGOOD
H_PROCHOT#
DRAMPWROK
CLK_CPU_EDP#CLK_CPU_EDP
H_DRAMRST#
H_PWRGOOD_RH_PM_SYNC
BUF_CPU_RST#
H_PECI
H_SNB_IVB#
H_DRAMRST#
H_PROCHOT#
H_PECI
H_THERMTRIP#
CLK_CPU_DMI# CLK_CPU_DMI
H_PM_SYNC
VGATE
CLK_CPU_ITP#
PBTN_OUT#
CLK_CPU_ITP
CFG0
CFG12 CFG13
XDP_DBRESET#
CFG14 CFG15
FAN_SPEED1FANPWM
PM_PWROK
DRAMPWROK
SUSP
PLT_RST#
CLK_CPU_EDP CLK_CPU_EDP#
H_PWRGOOD
+1.05VS_VCCP
+1.05VS_VCCP
+3VS
+5VS+3VS
+1.5V_CPU
+1.05VS_VCCP
+3VS
+1.05VS_VCCP
+1.05VS_VCCP
+3VS
+3VALW_PCH
+3VALW_PCH
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
5 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
5 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
5 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
100 MHz
120 MHz
Stuff R41 and R42 if do not support eDP
XDP Connector
Routed as a single daisy chain
Close to CPU side
0.5A
FAN Control CircuitBuffered Reset to CPU
PU/PD for JTAG signals
DDR3 Compensation SignalsLayout Note:Place theseresistors near Processor
by ESD requestion and place near CPU
Please place near JCPU
RC182 0_0402_5%@RC182 0_0402_5%@1 2
JFAN
ACES_50278-00401-001
@JFAN
ACES_50278-00401-001
@
11223344G15G26
RC56 140_0402_1%RC56 140_0402_1%12
RC2539_0402_5%@
RC2539_0402_5%@
12
RC189 1K_0402_5%@
RC189 1K_0402_5%@1 2
RC167 0_0402_5%@RC167 0_0402_5%@1 2
RC46 51_0402_5%RC46 51_0402_5%12
RC188 0_0402_5%@RC188 0_0402_5%@1 2
RC181 0_0402_5%@RC181 0_0402_5%@1 2
CLOCKS
MISC
THERMAL
PWR MANAGEMENT
DDR3
MISC
JTAG & BPM
JCPUB
TYCO_2013620-2_IVY BRIDGE
@
CLOCKS
MISC
THERMAL
PWR MANAGEMENT
DDR3
MISC
JTAG & BPM
JCPUB
TYCO_2013620-2_IVY BRIDGE
@
SM_RCOMP[1] A5SM_RCOMP[2] A4
SM_DRAMRST# R8
SM_RCOMP[0] AK1
BCLK# A27BCLK A28
DPLL_REF_CLK# A15DPLL_REF_CLK A16
CATERR#AL33
PECIAN33
PROCHOT#AL32
THERMTRIP#AN32
SM_DRAMPWROKV8
RESET#AR33
PRDY# AP29PREQ# AP27
TCK AR26TMS AR27
TRST# AP30
TDI AR28TDO AP26
DBR# AL35
BPM#[0] AT28BPM#[1] AR29BPM#[2] AR30BPM#[3] AT30BPM#[4] AP32BPM#[5] AR31BPM#[6] AT31BPM#[7] AR32
PM_SYNCAM34
SKTOCC#AN34
PROC_SELECT#C26
UNCOREPWRGOODAP33
T1 PADT1 PAD
R1
0_0603_5%
R1
0_0603_5%1 2
RC173 0_0402_5%@RC173 0_0402_5%@1 2
RC161 0_0402_5%@RC161 0_0402_5%@1 2
C310U_0805_10V6K
@
C310U_0805_10V6K
@ 1
2
RC168
1K_0402_5%
RC168
1K_0402_5%1 2
C210K_0402_5%C210K_0402_5%
12
C5
10U_0603_6.3V6M
C5
10U_0603_6.3V6M
1
2
CC621000P_0402_50V7K@
CC621000P_0402_50V7K@
12
RC55 51_0402_5%RC55 51_0402_5%12
CC330.1U_0402_10V7K
CC330.1U_0402_10V7K
12
RC1840_0402_5%@
RC1840_0402_5%@1 2
RC44 62_0402_5%RC44 62_0402_5%12
RC400_0402_5%@
RC400_0402_5%@
12
CC360.1U_0402_10V7KCC360.1U_0402_10V7K1
2
RC158 1K_0402_5%LVDS@RC158 1K_0402_5%LVDS@1 2
RC157 1K_0402_5%LVDS@RC157 1K_0402_5%LVDS@1 2
RC177 0_0402_5%@RC177 0_0402_5%@1 2
RC49 51_0402_5%RC49 51_0402_5%12
RC171 0_0402_5%@RC171 0_0402_5%@1 2
RC163 0_0402_5%@RC163 0_0402_5%@1 2
RC185 1K_0402_5%@RC185 1K_0402_5%@1 2
CC671000P_0402_50V7K@
CC671000P_0402_50V7K@
12
RC178 0_0402_5%@RC178 0_0402_5%@1 2
RC162 0_0402_5%@RC162 0_0402_5%@1 2
RC183
0_0402_5%
RC183
0_0402_5%1 2
CC631000P_0402_50V7K@
CC631000P_0402_50V7K@
12
RC166 0_0402_5%@RC166 0_0402_5%@1 2
C40.01U_0402_25V7K@
C40.01U_0402_25V7K@
1
2
RC12 0_0402_5%@RC12 0_0402_5%@1 2
RC3543_0402_1%
RC3543_0402_1%1 2
RC165 0_0402_5%@RC165 0_0402_5%@1 2
RC180 0_0402_5%@RC180 0_0402_5%@1 2
CC640.1U_0402_10V7K
@
CC640.1U_0402_10V7K
@
1
2
T2 PADT2 PAD
RC53 51_0402_5%RC53 51_0402_5%12
RC1310K_0402_5%
RC1310K_0402_5%
12
RC175 0_0402_5%@RC175 0_0402_5%@1 2
G
D
S
QC22N7002_SOT23@G
D
S
QC22N7002_SOT23@
2
13
RC164 0_0402_5%@RC164 0_0402_5%@1 2
RC169 0_0402_5%@RC169 0_0402_5%@1 2
RC159
56_0402_5%
RC159
56_0402_5%1 2
RC187 1K_0402_5%@RC187 1K_0402_5%@1 2
RC14200_0402_5%RC14200_0402_5%
12
C6
1000P_0402_50V7K
C6
1000P_0402_50V7K
1
2
JXDP1
MOLEX 52435-2671
@JXDP1
MOLEX 52435-2671
@
123456789
1011121314151617181920212223242526
2728
RC160
0_0402_5%
RC160
0_0402_5%1 2
D1
BAS16_SOT23-3
D1
BAS16_SOT23-3
12
RC45 10K_0402_5%RC45 10K_0402_5%12
RC186 0_0402_5%@RC186 0_0402_5%@1 2
CC701000P_0402_50V7K@
CC701000P_0402_50V7K@
12
UC174AHC1G09GW_TSSOP5UC174AHC1G09GW_TSSOP5
B1
A2 G3
O 4
P5
RC48 51_0402_5%@RC48 51_0402_5%@ 12
CC34 180P_0402_50V8J
@
CC34 180P_0402_50V8J
@1 2
RC174 0_0402_5%@RC174 0_0402_5%@1 2
RC11 200_0402_5%RC11 200_0402_5%12
RC47 51_0402_5%RC47 51_0402_5%12
RC3875_0402_5%RC3875_0402_5%
12
RC61 200_0402_1%RC61 200_0402_1%12RC59 25.5_0402_1%RC59 25.5_0402_1%12
UC2
74AHC1G125GW_SOT353-5
UC2
74AHC1G125GW_SOT353-5
OE#1
IN2
GND3OUT 4
VCC 5
RC170 130_0402_5%RC170 130_0402_5%1 2
CC661000P_0402_50V7K@
CC661000P_0402_50V7K@
12
RC179 0_0402_5%@RC179 0_0402_5%@1 2
RC176 0_0402_5%@RC176 0_0402_5%@1 2
RC172 0_0402_5%@RC172 0_0402_5%@1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
EDP_COMP
PEG_COMP
PCIE_CTX_GRX_N2PCIE_CTX_GRX_N1PCIE_CTX_GRX_N0
PCIE_CTX_GRX_N4
PCIE_CTX_GRX_N7
PCIE_CTX_GRX_N3
PCIE_CTX_GRX_N5
PCIE_CTX_GRX_N8PCIE_CTX_GRX_N9PCIE_CTX_GRX_N10
PCIE_CTX_GRX_N6
PCIE_CTX_GRX_N11PCIE_CTX_GRX_N12
PCIE_CTX_GRX_N15PCIE_CTX_GRX_N14PCIE_CTX_GRX_N13
PCIE_CTX_C_GRX_N7
PCIE_CTX_C_GRX_N1PCIE_CTX_C_GRX_N2
PCIE_CTX_C_GRX_N4
PCIE_CTX_C_GRX_N8
PCIE_CTX_C_GRX_N10
PCIE_CTX_C_GRX_N0
PCIE_CTX_C_GRX_N9
PCIE_CTX_C_GRX_N5
PCIE_CTX_C_GRX_N3
PCIE_CTX_C_GRX_N12
PCIE_CTX_C_GRX_N14
PCIE_CTX_C_GRX_N6
PCIE_CTX_C_GRX_N11
PCIE_CTX_C_GRX_N15
PCIE_CTX_C_GRX_N13
PCIE_CTX_GRX_P1
PCIE_CTX_GRX_P7
PCIE_CTX_GRX_P2PCIE_CTX_GRX_P3
PCIE_CTX_GRX_P0
PCIE_CTX_GRX_P4PCIE_CTX_GRX_P5
PCIE_CTX_GRX_P8
PCIE_CTX_GRX_P11PCIE_CTX_GRX_P10PCIE_CTX_GRX_P9
PCIE_CTX_GRX_P6
PCIE_CTX_GRX_P15PCIE_CTX_GRX_P14PCIE_CTX_GRX_P13PCIE_CTX_GRX_P12
PCIE_CTX_C_GRX_P7
PCIE_CTX_C_GRX_P1PCIE_CTX_C_GRX_P2
PCIE_CTX_C_GRX_P5PCIE_CTX_C_GRX_P4
PCIE_CTX_C_GRX_P0
PCIE_CTX_C_GRX_P3
PCIE_CTX_C_GRX_P15
PCIE_CTX_C_GRX_P9
PCIE_CTX_C_GRX_P6
PCIE_CTX_C_GRX_P10PCIE_CTX_C_GRX_P11
PCIE_CTX_C_GRX_P8
PCIE_CTX_C_GRX_P12PCIE_CTX_C_GRX_P13PCIE_CTX_C_GRX_P14
PCIE_GTX_C_CRX_N2PCIE_GTX_C_CRX_N1PCIE_GTX_C_CRX_N0
PCIE_GTX_C_CRX_N4
PCIE_GTX_C_CRX_N7
PCIE_GTX_C_CRX_N3
PCIE_GTX_C_CRX_N5
PCIE_GTX_C_CRX_N8PCIE_GTX_C_CRX_N9PCIE_GTX_C_CRX_N10
PCIE_GTX_C_CRX_N6
PCIE_GTX_C_CRX_N11PCIE_GTX_C_CRX_N12
PCIE_GTX_C_CRX_N15PCIE_GTX_C_CRX_N14PCIE_GTX_C_CRX_N13
PCIE_GTX_C_CRX_P1
PCIE_GTX_C_CRX_P7
PCIE_GTX_C_CRX_P2PCIE_GTX_C_CRX_P3
PCIE_GTX_C_CRX_P0
PCIE_GTX_C_CRX_P4PCIE_GTX_C_CRX_P5
PCIE_GTX_C_CRX_P8
PCIE_GTX_C_CRX_P11PCIE_GTX_C_CRX_P10PCIE_GTX_C_CRX_P9
PCIE_GTX_C_CRX_P6
PCIE_GTX_C_CRX_P15PCIE_GTX_C_CRX_P14PCIE_GTX_C_CRX_P13PCIE_GTX_C_CRX_P12
DMI_CTX_PRX_P2DMI_CTX_PRX_P3
DMI_CTX_PRX_P0DMI_CTX_PRX_P1
DMI_PTX_CRX_N2DMI_PTX_CRX_N1DMI_PTX_CRX_N0
DMI_PTX_CRX_N3
DMI_PTX_CRX_P2DMI_PTX_CRX_P3
DMI_PTX_CRX_P0DMI_PTX_CRX_P1
DMI_CTX_PRX_N2DMI_CTX_PRX_N3
DMI_CTX_PRX_N0DMI_CTX_PRX_N1
FDI_CTX_PRX_N0FDI_CTX_PRX_N1FDI_CTX_PRX_N2FDI_CTX_PRX_N3FDI_CTX_PRX_N4FDI_CTX_PRX_N5FDI_CTX_PRX_N6FDI_CTX_PRX_N7
FDI_CTX_PRX_P0FDI_CTX_PRX_P1FDI_CTX_PRX_P2FDI_CTX_PRX_P3FDI_CTX_PRX_P4FDI_CTX_PRX_P5FDI_CTX_PRX_P6FDI_CTX_PRX_P7
FDI_FSYNC1FDI_FSYNC0
FDI_LSYNC0
FDI_INT
FDI_LSYNC1
FDI_FSYNC0
FDI_FSYNC1
FDI_LSYNC0
FDI_INT
FDI_LSYNC1
H_EDP_HPD#
H_EDP_HPD#
PCIE_CTX_C_GRX_N[0..15]
PCIE_CTX_C_GRX_P[0..15]
PCIE_GTX_C_CRX_N[0..15]
PCIE_GTX_C_CRX_P[0..15]
DMI_PTX_CRX_P3DMI_PTX_CRX_P2DMI_PTX_CRX_P1DMI_PTX_CRX_P0
DMI_PTX_CRX_N3DMI_PTX_CRX_N2DMI_PTX_CRX_N1DMI_PTX_CRX_N0
DMI_CTX_PRX_P3DMI_CTX_PRX_P2DMI_CTX_PRX_P1DMI_CTX_PRX_P0
DMI_CTX_PRX_N3DMI_CTX_PRX_N2DMI_CTX_PRX_N1DMI_CTX_PRX_N0
FDI_CTX_PRX_N0FDI_CTX_PRX_N1FDI_CTX_PRX_N2FDI_CTX_PRX_N3FDI_CTX_PRX_N4FDI_CTX_PRX_N5FDI_CTX_PRX_N6FDI_CTX_PRX_N7
FDI_CTX_PRX_P0FDI_CTX_PRX_P1FDI_CTX_PRX_P2FDI_CTX_PRX_P3FDI_CTX_PRX_P4FDI_CTX_PRX_P5FDI_CTX_PRX_P6FDI_CTX_PRX_P7
FDI_FSYNC0FDI_FSYNC1
FDI_INT
FDI_LSYNC0FDI_LSYNC1
CPU_EDP_HPD
H_EDP_AUXPH_EDP_AUXN
H_EDP_TXP0H_EDP_TXP1
H_EDP_TXN0H_EDP_TXN1
+1.05VS_VCCP
+1.05VS_VCCP
+1.05VS_VCCP
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
6 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
6 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
6 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
eDP_COMP signals should beshorted near balls androuted with typicalimpedance
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_DQS2
DDR_A_DQS#0
DDR_A_DQS5DDR_A_DQS6DDR_A_DQS7
DDR_A_DQS4
DDR_A_DQS#1
DDR_A_DQS#3DDR_A_DQS#2
DDR_A_DQS#5DDR_A_DQS#4
DDR_A_DQS#6DDR_A_DQS#7
DDR_A_MA15
DDRA_SCS0# DDRB_SCS0#DDRB_SCS1#
DDRA_CLK1# DDRB_CLK1#
DDRB_CLK0#DDRA_CLK0
DDRA_CKE1 DDRB_CKE1
DDRB_CKE0DDRA_CLK0#
DDRA_ODT1DDRA_ODT0 DDRB_ODT0
DDRB_ODT1
DDRA_SCS1#
DDRA_CLK1 DDRB_CLK1
DDR_B_DQS7
DDR_B_DQS0
DDR_B_DQS5
DDR_B_DQS1
DDR_B_DQS4DDR_B_DQS3
DDR_B_DQS6
DDR_B_DQS2
DDR_B_DQS#1
DDR_B_DQS#5
DDR_B_DQS#7
DDR_B_DQS#3DDR_B_DQS#4
DDR_B_DQS#0
DDR_B_DQS#6
DDR_B_DQS#2
DDR_B_MA2DDR_B_MA3
DDR_B_MA10DDR_B_MA11
DDR_B_MA8DDR_B_MA9
DDR_B_MA0DDR_B_MA1
DDR_B_MA6DDR_B_MA7
DDR_B_MA4DDR_B_MA5
DDR_B_MA14
DDR_B_MA12DDR_B_MA13
DDR_B_D32DDR_B_D33
DDR_B_D36DDR_B_D37DDR_B_D38DDR_B_D39
DDR_B_D48DDR_B_D49
DDR_B_D52DDR_B_D53DDR_B_D54DDR_B_D55
DDR_B_D50DDR_B_D51
DDR_B_D56DDR_B_D57
DDR_B_D60DDR_B_D61DDR_B_D62DDR_B_D63
DDR_B_D58DDR_B_D59
DDR_B_D34DDR_B_D35
DDR_B_D40DDR_B_D41
DDR_B_D44DDR_B_D45DDR_B_D46DDR_B_D47
DDR_B_MA15
DDR_B_D42DDR_B_D43
DDR_B_D0DDR_B_D1
DDR_B_D4DDR_B_D5DDR_B_D6
DDR_B_WE#
DDR_B_D7
DDR_B_D16DDR_B_D17
DDR_B_D20DDR_B_D21DDR_B_D22DDR_B_D23
DDR_B_D18DDR_B_D19
DDR_B_D24DDR_B_D25
DDR_B_D28DDR_B_D29DDR_B_D30DDR_B_D31
DDR_B_D26DDR_B_D27
DDR_B_D2DDR_B_D3
DDR_B_D8DDR_B_D9
DDR_B_D12DDR_B_D13DDR_B_D14DDR_B_D15
DDR_B_D10DDR_B_D11
DDR_B_BS2DDR_B_BS1DDR_B_BS0
DDRA_CKE0
DDR_A_D63DDR_A_D62
DDR_A_D8
DDR_A_D5DDR_A_D4DDR_A_D3
DDR_A_D7DDR_A_D6
DDR_A_D59DDR_A_D58DDR_A_D57DDR_A_D56
DDR_A_D47DDR_A_D46
DDR_A_D43DDR_A_D42DDR_A_D41DDR_A_D40
DDR_A_D45DDR_A_D44
DDR_A_D39DDR_A_D38
DDR_A_D35DDR_A_D34DDR_A_D33DDR_A_D32
DDR_A_D37DDR_A_D36
DDR_A_D61DDR_A_D60
DDR_A_D2DDR_A_D1DDR_A_D0
DDR_A_D55DDR_A_D54
DDR_A_D51DDR_A_D50DDR_A_D49DDR_A_D48
DDR_A_D53DDR_A_D52
DDR_A_D31DDR_A_D30
DDR_A_D27DDR_A_D26DDR_A_D25DDR_A_D24
DDR_A_D15DDR_A_D14
DDR_A_D11DDR_A_D10DDR_A_D9
DDR_A_D13DDR_A_D12
DDR_A_D29DDR_A_D28
DDR_A_D23DDR_A_D22
DDR_A_D19DDR_A_D18DDR_A_D17DDR_A_D16
DDR_A_D21DDR_A_D20
DDR_B_RAS#DDR_B_CAS#
DDRB_CLK0
DDR_A_MA14
DDR_A_MA0DDR_A_MA1
DDR_A_MA4
DDR_A_MA2DDR_A_MA3
DDR_A_MA5DDR_A_MA6DDR_A_MA7DDR_A_MA8DDR_A_MA9
DDR_A_MA12DDR_A_MA13
DDR_A_MA11DDR_A_MA10
DDR_A_DQS1
DDR_A_DQS3
DDR_A_DQS0
DDR_A_BS2DDR_A_BS1DDR_A_BS0
DDR_A_WE#DDR_A_RAS#DDR_A_CAS#
DRAMRST_CNTRL
DDR3_DRAMRST#_RH_DRAMRST#
DDRA_CLK0 DDRB_CLK0
DDRA_CLK1
DDRA_CLK0#
DDRB_CLK1 DDRA_CLK1# DDRB_CLK1#
DDRB_CLK0# DDRA_CKE0 DDRB_CKE0
DDRA_CKE1
DDRA_SCS0#
DDRB_CKE1
DDRA_SCS1# DDRB_SCS1# DDRB_SCS0#
DDRA_ODT0 DDRB_ODT0 DDRA_ODT1 DDRB_ODT1
DDR_B_MA[0..15]
DDR_B_DQS#[0..7]
DDR_B_DQS[0..7]
DDR_B_D[0..63]
DDR_B_WE#
DDR_B_BS1DDR_B_BS2
DDR_B_BS0
DDR_A_D[0..63]
DDR_B_RAS#DDR_B_CAS#
DDR_A_MA[0..15]
DDR_A_DQS[0..7]
DDR_A_DQS#[0..7]
DDR_A_BS1DDR_A_BS2
DDR_A_BS0
DDR_A_WE#
DDR_A_CAS#DDR_A_RAS#
H_DRAMRST# SM_DRAMRST#
DRAMRST_CNTRL_PCH
+1.5V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
7 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
7 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
7 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
CC370.047U_0402_25V6KCC370.047U_0402_25V6K
1
2
DDR SYSTEM MEMORY B
JCPUD
TYCO_2013620-2_IVY BRIDGE
@
DDR SYSTEM MEMORY B
JCPUD
TYCO_2013620-2_IVY BRIDGE
@
SB_BS[0]AA9SB_BS[1]AA7SB_BS[2]R6
SB_CAS#AA10SB_RAS#AB8SB_WE#AB9
SB_CLK[0] AE2
SB_CLK[1] AE1
SB_CLK#[0] AD2
SB_CLK#[1] AD1
SB_CKE[0] R9
SB_CKE[1] R10
SB_ODT[0] AE4SB_ODT[1] AD4
SB_DQS[4] AN6
SB_DQS#[4] AN5
SB_DQS[5] AP8
SB_DQS#[5] AP9
SB_DQS[6] AK11
SB_DQS#[6] AK12
SB_DQS[7] AP14
SB_DQS#[7] AP15
SB_DQS[0] C7
SB_DQS#[0] D7
SB_DQS[1] G3
SB_DQS#[1] F3
SB_DQS[2] J6
SB_DQS#[2] K6
SB_DQS[3] M3
SB_DQS#[3] N3
SB_MA[0] AA8SB_MA[1] T7SB_MA[2] R7SB_MA[3] T6SB_MA[4] T2SB_MA[5] T4SB_MA[6] T3SB_MA[7] R2SB_MA[8] T5SB_MA[9] R3
SB_MA[10] AB7SB_MA[11] R1SB_MA[12] T1SB_MA[13] AB10SB_MA[14] R5SB_MA[15] R4
SB_DQ[0]C9SB_DQ[1]A7SB_DQ[2]D10SB_DQ[3]C8SB_DQ[4]A9SB_DQ[5]A8SB_DQ[6]D9SB_DQ[7]D8SB_DQ[8]G4SB_DQ[9]F4SB_DQ[10]F1SB_DQ[11]G1SB_DQ[12]G5SB_DQ[13]F5SB_DQ[14]F2SB_DQ[15]G2SB_DQ[16]J7SB_DQ[17]J8SB_DQ[18]K10SB_DQ[19]K9SB_DQ[20]J9SB_DQ[21]J10SB_DQ[22]K8SB_DQ[23]K7SB_DQ[24]M5SB_DQ[25]N4SB_DQ[26]N2SB_DQ[27]N1SB_DQ[28]M4SB_DQ[29]N5SB_DQ[30]M2SB_DQ[31]M1SB_DQ[32]AM5SB_DQ[33]AM6SB_DQ[34]AR3SB_DQ[35]AP3SB_DQ[36]AN3SB_DQ[37]AN2SB_DQ[38]AN1SB_DQ[39]AP2SB_DQ[40]AP5SB_DQ[41]AN9SB_DQ[42]AT5SB_DQ[43]AT6SB_DQ[44]AP6SB_DQ[45]AN8SB_DQ[46]AR6SB_DQ[47]AR5SB_DQ[48]AR9SB_DQ[49]AJ11SB_DQ[50]AT8SB_DQ[51]AT9SB_DQ[52]AH11SB_DQ[53]AR8SB_DQ[54]AJ12SB_DQ[55]AH12SB_DQ[56]AT11SB_DQ[57]AN14SB_DQ[58]AR14SB_DQ[59]AT14SB_DQ[60]AT12SB_DQ[61]AN15SB_DQ[62]AR15SB_DQ[63]AT15
RSVD_TP[11] AB2RSVD_TP[12] AA2RSVD_TP[13] T9
RSVD_TP[14] AA1RSVD_TP[15] AB1RSVD_TP[16] T10
SB_CS#[0] AD3SB_CS#[1] AE3
RSVD_TP[17] AD6RSVD_TP[18] AE6
RSVD_TP[19] AD5RSVD_TP[20] AE5
RC784.99K_0402_1%
RC784.99K_0402_1%
12
G
DS QC3
BSS138_NL_SOT23-3G
DS QC3
BSS138_NL_SOT23-3
2
13
RC761K_0402_5%
RC761K_0402_5%
12
RC750_0402_5%
@
RC750_0402_5%
@1 2
RC771K_0402_5%RC771K_0402_5%
1 2
RC73 0_0402_5%RC73 0_0402_5%1 2
DDR SYSTEM MEMORY A
JCPUC
TYCO_2013620-2_IVY BRIDGE
@
DDR SYSTEM MEMORY A
JCPUC
TYCO_2013620-2_IVY BRIDGE
@
SA_BS[0]AE10SA_BS[1]AF10SA_BS[2]V6
SA_CAS#AE8SA_RAS#AD9SA_WE#AF9
SA_CLK[0] AB6
SA_CLK[1] AA5
SA_CLK#[0] AA6
SA_CLK#[1] AB5
SA_CKE[0] V9
SA_CKE[1] V10
SA_CS#[0] AK3SA_CS#[1] AL3
SA_ODT[0] AH3SA_ODT[1] AG3
SA_DQS[0] D4
SA_DQS#[0] C4
SA_DQS[1] F6
SA_DQS#[1] G6
SA_DQS[2] K3
SA_DQS#[2] J3
SA_DQS[3] N6
SA_DQS#[3] M6
SA_DQS[4] AL5
SA_DQS#[4] AL6
SA_DQS[5] AM9
SA_DQS#[5] AM8
SA_DQS[6] AR11
SA_DQS#[6] AR12
SA_DQS[7] AM14
SA_DQS#[7] AM15
SA_MA[0] AD10SA_MA[1] W1SA_MA[2] W2SA_MA[3] W7SA_MA[4] V3SA_MA[5] V2SA_MA[6] W3SA_MA[7] W6SA_MA[8] V1SA_MA[9] W5
SA_MA[10] AD8SA_MA[11] V4SA_MA[12] W4SA_MA[13] AF8SA_MA[14] V5SA_MA[15] V7
SA_DQ[0]C5SA_DQ[1]D5SA_DQ[2]D3SA_DQ[3]D2SA_DQ[4]D6SA_DQ[5]C6SA_DQ[6]C2SA_DQ[7]C3SA_DQ[8]F10SA_DQ[9]F8SA_DQ[10]G10SA_DQ[11]G9SA_DQ[12]F9SA_DQ[13]F7SA_DQ[14]G8SA_DQ[15]G7SA_DQ[16]K4SA_DQ[17]K5SA_DQ[18]K1SA_DQ[19]J1SA_DQ[20]J5SA_DQ[21]J4SA_DQ[22]J2SA_DQ[23]K2SA_DQ[24]M8SA_DQ[25]N10SA_DQ[26]N8SA_DQ[27]N7SA_DQ[28]M10SA_DQ[29]M9SA_DQ[30]N9SA_DQ[31]M7SA_DQ[32]AG6SA_DQ[33]AG5SA_DQ[34]AK6SA_DQ[35]AK5SA_DQ[36]AH5SA_DQ[37]AH6SA_DQ[38]AJ5SA_DQ[39]AJ6SA_DQ[40]AJ8SA_DQ[41]AK8SA_DQ[42]AJ9SA_DQ[43]AK9SA_DQ[44]AH8SA_DQ[45]AH9SA_DQ[46]AL9SA_DQ[47]AL8SA_DQ[48]AP11SA_DQ[49]AN11SA_DQ[50]AL12SA_DQ[51]AM12SA_DQ[52]AM11SA_DQ[53]AL11SA_DQ[54]AP12SA_DQ[55]AN12SA_DQ[56]AJ14SA_DQ[57]AH14SA_DQ[58]AL15SA_DQ[59]AK15SA_DQ[60]AL14SA_DQ[61]AK14SA_DQ[62]AJ15SA_DQ[63]AH15
RSVD_TP[1] AB4RSVD_TP[2] AA4
RSVD_TP[4] AB3RSVD_TP[5] AA3
RSVD_TP[3] W9
RSVD_TP[6] W10
RSVD_TP[7] AG1RSVD_TP[8] AH1
RSVD_TP[9] AG2RSVD_TP[10] AH2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VCCSENSE_RVSSSENSE_R
H_CPU_SVIDALRT#H_CPU_SVIDCLKH_CPU_SVIDDAT
VCCIO_SENSE
VR_SVID_ALRT# VR_SVID_CLK VR_SVID_DAT
VCCSENSE VSSSENSE
VCCIO_SENSE
+1.05VS_VCCP+1.05VS_VCCP
+CPU_CORE+1.05VS_VCCP
+CPU_CORE
+1.05VS_VCCPTitle
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
8 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
8 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
8 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Pull high resistor on VR side
Close to CPU
Close to CPU
8.5A97A
Reserve 0.1u to avoid noise
RC91130_0402_5%RC91130_0402_5%
12
RC88 0_0402_5%RC88 0_0402_5%1 2
RC97100_0402_1%RC97100_0402_1%
12
RC95 0_0402_5%RC95 0_0402_5%1 2
RC93100_0402_1%RC93100_0402_1%
12
POWER
CORE SUPPLY
PEG AND DDR
SENSE LINES
SVID
JCPUF
TYCO_2013620-2_IVY BRIDGE@
POWER
CORE SUPPLY
PEG AND DDR
SENSE LINES
SVID
JCPUF
TYCO_2013620-2_IVY BRIDGE@
VCC_SENSE AJ35VSS_SENSE AJ34
VIDALERT# AJ29VIDSCLK AJ30VIDSOUT AJ28
VSS_SENSE_VCCIO A10
VCC1AG35VCC2AG34VCC3AG33VCC4AG32VCC5AG31VCC6AG30VCC7AG29VCC8AG28VCC9AG27VCC10AG26VCC11AF35VCC12AF34VCC13AF33VCC14AF32VCC15AF31VCC16AF30VCC17AF29VCC18AF28VCC19AF27VCC20AF26VCC21AD35VCC22AD34VCC23AD33VCC24AD32VCC25AD31VCC26AD30VCC27AD29VCC28AD28VCC29AD27VCC30AD26VCC31AC35VCC32AC34VCC33AC33VCC34AC32VCC35AC31VCC36AC30VCC37AC29VCC38AC28VCC39AC27VCC40AC26VCC41AA35VCC42AA34VCC43AA33VCC44AA32VCC45AA31VCC46AA30VCC47AA29VCC48AA28VCC49AA27VCC50AA26VCC51Y35VCC52Y34VCC53Y33VCC54Y32VCC55Y31VCC56Y30VCC57Y29VCC58Y28VCC59Y27VCC60Y26VCC61V35VCC62V34VCC63V33VCC64V32VCC65V31VCC66V30VCC67V29VCC68V28VCC69V27VCC70V26VCC71U35VCC72U34VCC73U33VCC74U32VCC75U31VCC76U30VCC77U29VCC78U28VCC79U27VCC80U26VCC81R35VCC82R34VCC83R33VCC84R32VCC85R31VCC86R30VCC87R29VCC88R28VCC89R27VCC90R26VCC91P35VCC92P34VCC93P33VCC94P32VCC95P31VCC96P30VCC97P29VCC98P28VCC99P27VCC100P26
VCCIO1 AH13
VCCIO12 J11
VCCIO18 G12VCCIO19 F14VCCIO20 F13VCCIO21 F12VCCIO22 F11VCCIO23 E14VCCIO24 E12
VCCIO2 AH10VCCIO3 AG10VCCIO4 AC10VCCIO5 Y10VCCIO6 U10VCCIO7 P10VCCIO8 L10VCCIO9 J14
VCCIO10 J13VCCIO11 J12
VCCIO13 H14VCCIO14 H12VCCIO15 H11VCCIO16 G14VCCIO17 G13
VCCIO25 E11
VCCIO32 C12VCCIO33 C11VCCIO34 B14VCCIO35 B12VCCIO36 A14VCCIO37 A13VCCIO38 A12VCCIO39 A11
VCCIO26 D14VCCIO27 D13VCCIO28 D12VCCIO29 D11VCCIO30 C14VCCIO31 C13
VCCIO_SENSE B10
VCCIO40 J23
RC92 0_0402_5%RC92 0_0402_5%1 2
RC94 0_0402_5%RC94 0_0402_5%1 2
RC9810_0402_1%RC9810_0402_1%
12
RC8975_0402_5%RC8975_0402_5%
12
RC90 43_0402_1%RC90 43_0402_1%1 2
RC9610_0402_1%RC9610_0402_1%
12
CC50
0.1U_0402_10V7K
@CC50
0.1U_0402_10V7K
@
1 2CC49
0.1U_0402_10V7K
@CC49
0.1U_0402_10V7K
@
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VCCSA_SENSE
SUSP
RUN_ON_CPU1.5VS3
SUSP
VSS_AXG_SENSE_RVCC_AXG_SENSE_R
+V_SM_VREF
H_VCCSA_VID0H_VCCSA_VID1
+1.8VS_VCCPLL
SUSP
VCC_AXG_SENSE VSS_AXG_SENSE
H_VCCSA_VID0
+VCCSA_SENSE
H_VCCSA_VID1
+1.5V_CPU
+VCCSA
+1.5VS+1.5V_CPU
+VSB
+GFX_CORE
+GFX_CORE
+1.5V_CPU
+1.5V_CPU +1.5V
+1.5V
+VREF_DQB_M3+VREF_DQA_M3
+1.8VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
9 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
9 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
9 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
+V_SM_VREF shouldhave 20 mil trace width
Close to CPU
Bottom Socket Cavity
Bottom Socket Edge
+VCCSAVCCSA_VID0 VCCSA_VID1
0
0
0
0
1
1
1 1
0.90 V
0.80 V
0.725 V
0.675 V
For Sandy Bridge
+VCCSA Decoupling: 1X 330U (6m ohm), 3X 10U
+1.5V_CPU Decoupling: 1X 330U (6m ohm), 6X 10U
ESR 6mohm
Co-lay for Cost Down Plan
Vgs=10V,Id=14.5A,Rds=6mohm
5A
33A
6A
1.2A
Please kindly check whether there is pull-down resister in PWR-side or HW-side
VCCPLL Decoupling: 1X 330U (6m ohm), 1X 10U, 2x1U
CC55
10U_0805_10V6K
CC55
10U_0805_10V6K
1
2
CC650.1U_0402_10V7K
CC650.1U_0402_10V7K
1
2
CC54
10U_0805_10V6K
CC54
10U_0805_10V6K
1
2
CC72
1U_0402_6.3V6K
CC72
1U_0402_6.3V6K
1 2
CC59
10U_0805_10V6K
CC59
10U_0805_10V6K
1
2
CC61
1U_0402_6.3V6K
CC61
1U_0402_6.3V6K
1
2
RC111 0_0402_5%@
RC111 0_0402_5%@1 2
RC204
220K_0402_5%
RC204
220K_0402_5%1 2
RC196 0_0402_5%OPT@RC196 0_0402_5%OPT@1 2
CC51
10U_0805_10V6K
CC51
10U_0805_10V6K
1
2
RC197 0_0402_5%OPT@RC197 0_0402_5%OPT@1 2
CC41
10U_0805_10V6K
CC41
10U_0805_10V6K
1
2
RC119
0_0805_5%
RC119
0_0805_5%12
CC52
10U_0805_10V6K
CC52
10U_0805_10V6K
1
2
+ CC58
330U_B2_2.5VM_R15M
@+ CC58
330U_B2_2.5VM_R15M
@1
2
CC690.1U_0402_25V6
CC690.1U_0402_25V6
1
2
RC203470_0805_5%
RC203470_0805_5%
12
CC43
10U_0805_10V6K
CC43
10U_0805_10V6K
1
2
QC5A
2N7002DW-T/R7_SOT363-6
QC5A
2N7002DW-T/R7_SOT363-6
61
2
CC47 0.1U_0402_10V7KCC47 0.1U_0402_10V7K1 2
+ CC53
330U_D2_2VM_R6M@
+ CC53
330U_D2_2VM_R6M@
1
2
RC205820K_0402_5%RC205820K_0402_5%
12
RC10510_0402_1%OPT@
RC10510_0402_1%OPT@
12
CC734.7U_0805_10V4ZCC734.7U_0805_10V4Z
1 2
CC60
1U_0402_6.3V6K
CC60
1U_0402_6.3V6K
1
2
CC714.7U_0805_10V4Z
CC714.7U_0805_10V4Z
1 2
CC6810U_0805_10V4KCC6810U_0805_10V4K
1
2
CC46 0.1U_0402_10V7KCC46 0.1U_0402_10V7K1 2
RC200 0_0402_5%RC200 0_0402_5%1 2
PJ1
JUMP_43X118
@PJ1
JUMP_43X118
@
1 122
POWER
GRAPHICS
DDR3 -1.5V RAILS
SENSE
LINES
1.8V RAIL
SA RAIL
VREF
MISC
JCPUG
TYCO_2013620-2_IVY BRIDGE
@
POWER
GRAPHICS
DDR3 -1.5V RAILS
SENSE
LINES
1.8V RAIL
SA RAIL
VREF
MISC
JCPUG
TYCO_2013620-2_IVY BRIDGE
@
SM_VREF AL1
VSSAXG_SENSE AK34VAXG_SENSE AK35VAXG1AT24
VAXG2AT23VAXG3AT21VAXG4AT20VAXG5AT18VAXG6AT17VAXG7AR24VAXG8AR23VAXG9AR21VAXG10AR20VAXG11AR18VAXG12AR17VAXG13AP24VAXG14AP23VAXG15AP21VAXG16AP20VAXG17AP18VAXG18AP17VAXG19AN24VAXG20AN23VAXG21AN21VAXG22AN20VAXG23AN18VAXG24AN17VAXG25AM24VAXG26AM23VAXG27AM21VAXG28AM20VAXG29AM18VAXG30AM17VAXG31AL24VAXG32AL23VAXG33AL21VAXG34AL20VAXG35AL18VAXG36AL17VAXG37AK24VAXG38AK23VAXG39AK21VAXG40AK20VAXG41AK18VAXG42AK17VAXG43AJ24VAXG44AJ23VAXG45AJ21VAXG46AJ20VAXG47AJ18VAXG48AJ17VAXG49AH24VAXG50AH23VAXG51AH21VAXG52AH20VAXG53AH18VAXG54AH17
VDDQ11 U4VDDQ12 U1VDDQ13 P7VDDQ14 P4VDDQ15 P1
VDDQ1 AF7VDDQ2 AF4VDDQ3 AF1VDDQ4 AC7VDDQ5 AC4VDDQ6 AC1VDDQ7 Y7VDDQ8 Y4VDDQ9 Y1
VDDQ10 U7
VCCPLL1B6VCCPLL2A6
VCCSA1 M27VCCSA2 M26VCCSA3 L26VCCSA4 J26VCCSA5 J25VCCSA6 J24VCCSA7 H26VCCSA8 H25
VCCSA_SENSE H23
VCCSA_VID[1] C24VCCPLL3A2VCCSA_VID[0] C22
SA_DIMM_VREFDQ B4SB_DIMM_VREFDQ D1
VCCIO_SEL A19
+ CC44
330U_D2_2VM_R6M@
+ CC44
330U_D2_2VM_R6M@
1
2
RC10610_0402_1%
OPT@RC10610_0402_1%
OPT@1 2
RC1980_0402_5%DIS@
RC1980_0402_5%DIS@
12
CC57
10U_0805_10V6K
CC57
10U_0805_10V6K
1
2
CC40
10U_0805_10V6K
@
CC40
10U_0805_10V6K
@
1
2
QC5B
2N7002DW-T/R7_SOT363-6
QC5B
2N7002DW-T/R7_SOT363-6
3
5
4
CC48 0.1U_0402_10V7KCC48 0.1U_0402_10V7K1 2
CC56
10U_0805_10V6K
CC56
10U_0805_10V6K
1
2
CC42
10U_0805_10V6K
CC42
10U_0805_10V6K
1
2
RC1201K_0402_0.5%RC1201K_0402_0.5%1 2
CC45 0.1U_0402_10V7KCC45 0.1U_0402_10V7K1 2
QC4
FDS6676AS_SO8
QC4
FDS6676AS_SO8
S1S2S3G4
D 8D 7D 6D 5
RC1091K_0402_0.5%RC1091K_0402_0.5%1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CFG4
CFG6
CFG5
CFG2
CFG7
CFG13
CFG11CFG10
CFG1
CFG12
CFG17CFG16CFG15CFG14
CFG5CFG4CFG3
CFG0
CFG2
CFG9CFG8CFG7CFG6
CFG0
CFG14CFG13CFG12
CFG15
CLK_RES_ITP# CLK_RES_ITP
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
10 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
10 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
10 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
PCIE Port Bifurcation Straps
CFG[6:5]
11: (Default) x16 - Device 1 functions 1 and 2 disabled
PEG DEFER TRAINING
CFG7
0: PEG Wait for BIOS for training
1: (Default) PEG Train immediately following xxRESETBde assertion
CFG4
Embedded Display Port Presence Strap
0 : Enabled; An external Display Port device isconnected to the Embedded Display Port
1 : Disabled; No Physical Display Portattached to Embedded Display Port
CFG Straps for Processor
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
PEG Static Lane Reversal - CFG2 is for the 16x
1: Normal Operation; Lane # definition matchessocket pin map definition
0:Lane Reversed
CFG2 *
*
*
(CFG[17:0] internal pull high 5~15K to VCCIO)
T6 PADT6 PAD
T3PAD T3PAD
T12 PADT12 PAD
VSS
JCPUI
TYCO_2013620-2_IVY BRIDGE
@
VSS
JCPUI
TYCO_2013620-2_IVY BRIDGE
@
VSS161T35VSS162T34VSS163T33VSS164T32VSS165T31VSS166T30VSS167T29VSS168T28VSS169T27VSS170T26VSS171P9VSS172P8VSS173P6VSS174P5VSS175P3VSS176P2VSS177N35VSS178N34VSS179N33VSS180N32VSS181N31VSS182N30VSS183N29VSS184N28VSS185N27VSS186N26VSS187M34VSS188L33VSS189L30VSS190L27VSS191L9VSS192L8VSS193L6VSS194L5VSS195L4VSS196L3VSS197L2VSS198L1VSS199K35VSS200K32VSS201K29VSS202K26VSS203J34VSS204J31VSS205H33VSS206H30VSS207H27VSS208H24VSS209H21VSS210H18VSS211H15VSS212H13VSS213H10VSS214H9VSS215H8VSS216H7VSS217H6VSS218H5VSS219H4VSS220H3VSS221H2VSS222H1VSS223G35VSS224G32VSS225G29VSS226G26VSS227G23VSS228G20VSS229G17VSS230G11VSS231F34VSS232F31VSS233F29
VSS234 F22VSS235 F19VSS236 E30VSS237 E27VSS238 E24VSS239 E21VSS240 E18VSS241 E15VSS242 E13VSS243 E10VSS244 E9VSS245 E8VSS246 E7VSS247 E6VSS248 E5VSS249 E4VSS250 E3VSS251 E2VSS252 E1VSS253 D35VSS254 D32VSS255 D29VSS256 D26VSS257 D20VSS258 D17VSS259 C34VSS260 C31VSS261 C28VSS262 C27VSS263 C25VSS264 C23VSS265 C10VSS266 C1VSS267 B22VSS268 B19VSS269 B17VSS270 B15VSS271 B13VSS272 B11VSS273 B9VSS274 B8VSS275 B7VSS276 B5VSS277 B3VSS278 B2VSS279 A35VSS280 A32VSS281 A29VSS282 A26VSS283 A23VSS284 A20VSS285 A3
RC831K_0402_1%
@
RC831K_0402_1%
@
12
RC841K_0402_1%@
RC841K_0402_1%@
12
T11 PADT11 PAD
T25 PADT25 PAD
T16 PADT16 PAD
T64PAD T64PAD
T14 PADT14 PAD
T4 PADT4 PAD
T8 PADT8 PAD
RC851K_0402_1%@
RC851K_0402_1%@
12
RESERVED
CFG
JCPUE
TYCO_2013620-2_IVY BRIDGE
@
RESERVED
CFG
JCPUE
TYCO_2013620-2_IVY BRIDGE
@
CFG[0]AK28CFG[1]AK29CFG[2]AL26CFG[3]AL27CFG[4]AK26CFG[5]AL29CFG[6]AL30CFG[7]AM31CFG[8]AM32CFG[9]AM30CFG[10]AM28CFG[11]AM26CFG[12]AN28CFG[13]AN31CFG[14]AN26CFG[15]AM27CFG[16]AK31CFG[17]AN29
RSVD34 AM33RSVD35 AJ27
RSVD38 J16
RSVD_NCTF2 AT34
RSVD39 H16RSVD40 G16
RSVD_NCTF1 AR35
RSVD_NCTF3 AT33
RSVD_NCTF5 AR34
RSVD_NCTF11 AT2RSVD_NCTF12 AT1RSVD_NCTF13 AR1
RSVD_NCTF6 B34RSVD_NCTF7 A33RSVD_NCTF8 A34RSVD_NCTF9 B35
RSVD_NCTF10 C35
RSVD51 AJ32RSVD52 AK32
RSVD27J15
RSVD16C30RSVD15D23
RSVD17A31RSVD18B30
RSVD20D30RSVD19B29
RSVD22A30RSVD21B31
RSVD23C29
RSVD37 T8
RSVD8F25RSVD9F24
RSVD11D24RSVD12G25RSVD13G24RSVD14E23
RSVD32 W8
RSVD33 AT26
RSVD_NCTF4 AP35
RSVD10F23
RSVD5AJ26
VAXG_VAL_SENSEAJ31VSSAXG_VAL_SENSEAH31VCC_VAL_SENSEAJ33VSS_VAL_SENSEAH33
KEY B1
VCC_DIE_SENSE AH27
BCLK_ITP AN35BCLK_ITP# AM35
VSS_DIE_SENSE AH26
RSVD31 AK2RSVD30 AE7RSVD29 AG7RSVD28 L7
RSVD24J20RSVD25B18
T24 PADT24 PAD
T5 PADT5 PAD
VSS
JCPUH
TYCO_2013620-2_IVY BRIDGE
@
VSS
JCPUH
TYCO_2013620-2_IVY BRIDGE
@
VSS1AT35VSS2AT32VSS3AT29VSS4AT27VSS5AT25VSS6AT22VSS7AT19VSS8AT16VSS9AT13VSS10AT10VSS11AT7VSS12AT4VSS13AT3VSS14AR25VSS15AR22VSS16AR19VSS17AR16VSS18AR13VSS19AR10VSS20AR7VSS21AR4VSS22AR2VSS23AP34VSS24AP31VSS25AP28VSS26AP25VSS27AP22VSS28AP19VSS29AP16VSS30AP13VSS31AP10VSS32AP7VSS33AP4VSS34AP1VSS35AN30VSS36AN27VSS37AN25VSS38AN22VSS39AN19VSS40AN16VSS41AN13VSS42AN10VSS43AN7VSS44AN4VSS45AM29VSS46AM25VSS47AM22VSS48AM19VSS49AM16VSS50AM13VSS51AM10VSS52AM7VSS53AM4VSS54AM3VSS55AM2VSS56AM1VSS57AL34VSS58AL31VSS59AL28VSS60AL25VSS61AL22VSS62AL19VSS63AL16VSS64AL13VSS65AL10VSS66AL7VSS67AL4VSS68AL2VSS69AK33VSS70AK30VSS71AK27VSS72AK25VSS73AK22VSS74AK19VSS75AK16VSS76AK13VSS77AK10VSS78AK7VSS79AK4VSS80AJ25
VSS81 AJ22VSS82 AJ19VSS83 AJ16VSS84 AJ13VSS85 AJ10VSS86 AJ7VSS87 AJ4VSS88 AJ3VSS89 AJ2VSS90 AJ1VSS91 AH35VSS92 AH34VSS93 AH32VSS94 AH30VSS95 AH29VSS96 AH28VSS98 AH25VSS99 AH22
VSS100 AH19VSS101 AH16VSS102 AH7VSS103 AH4VSS104 AG9VSS105 AG8VSS106 AG4VSS107 AF6VSS108 AF5VSS109 AF3VSS110 AF2VSS111 AE35VSS112 AE34VSS113 AE33VSS114 AE32VSS115 AE31VSS116 AE30VSS117 AE29VSS118 AE28VSS119 AE27VSS120 AE26VSS121 AE9VSS122 AD7VSS123 AC9VSS124 AC8VSS125 AC6VSS126 AC5VSS127 AC3VSS128 AC2VSS129 AB35VSS130 AB34VSS131 AB33VSS132 AB32VSS133 AB31VSS134 AB30VSS135 AB29VSS136 AB28VSS137 AB27VSS138 AB26VSS139 Y9VSS140 Y8VSS141 Y6VSS142 Y5VSS143 Y3VSS144 Y2VSS145 W35VSS146 W34VSS147 W33VSS148 W32VSS149 W31VSS150 W30VSS151 W29VSS152 W28VSS153 W27VSS154 W26VSS155 U9VSS156 U8VSS157 U6VSS158 U5VSS159 U3VSS160 U2
RC791K_0402_1%RC791K_0402_1%
12
T20 PADT20 PAD
T9 PADT9 PAD
RC821K_0402_1%IEDP@
RC821K_0402_1%IEDP@
12
T19 PADT19 PAD
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VREF_CAA_DIMMA
DDR_A_D3
DDR_A_D18
DDR_A_D27
DDR_A_MA3
DDRA_CLK0#
DDR_A_D41
DDR_A_D30
DDR_A_MA7
DDR_A_RAS#
DDR_A_D1DDR_A_D5
DDR_A_DQS0
DDR_A_D12
DDR_A_D24
DDR_A_DQS3
DDR_A_D62
DDR_A_BS2
DDR_A_D43
DDR_A_DQS6
DDR_A_D46
DDR_A_BS0
DDR_A_MA13
DDR_A_D40
DDR_A_D51
DDR_A_D59
DDR_A_D22
DDR_A_D28
DDR_A_BS1
DDR_A_D37
DDR_A_D45
DDR_A_D53
DDR_A_D26
DDR_A_MA5
DDR_A_CAS#
DDR_A_D35
DDR_A_MA15
DDR_A_MA6
DDR_A_MA2
DDR_A_D47
DDR_A_D52
DDRA_CLK1#
DDR_A_DQS#5
DDR_A_D25
DDR_A_D49
DDR_A_D56DDR_A_D57
DDR_A_DQS1
DDR_A_D20
DDR_A_MA8
DDR_A_D34
DDR_A_MA4
DDRA_ODT0
DDR_A_D60
DDR_A_D32
DDR_A_DQS4
DDR_A_D29
DDR_A_MA14
DDRA_CLK1
DDRA_SCS0#
DDR_A_D38
DDR_A_D61
PM_SMBDATA
DDR_A_D0
DDR_A_D19
DDR_A_MA10
DDR_A_D58
DDR_A_D21
DDR_A_D31
DDR_A_MA1
DDR_A_WE#
DDR_A_D23
DDR_A_D36
DDR_A_D54
PM_SMBCLK
DDR_A_D8DDR_A_D13
DDR_A_D48
DDR_A_D55
DDR_A_DQS#1
DDR_A_D11
DDR_A_D16
DDRA_SCS1#
DDR_A_D50
DDR_A_D14
DDR_A_D17
DDR_A_DQS2
DDR_A_D33
DDR_A_DQS#4
DDR_A_DQS#3
DDR_A_MA0
DDRA_ODT1
DDR_A_D39
DDR_A_DQS7
DDR_A_D7
DDR_A_D15
DDR_A_DQS#6
DDR_A_D44
DDR_A_DQS5
DDR_A_D63
DDR_A_D9
DDR_A_D4
DDRA_CKE0
DDR_A_MA12
DDR_A_D42
DDR_A_D2
DDR_A_D10
DDR_A_DQS#0
DDR_A_D6
DDR_A_DQS#2
DDR_A_MA9
DDRA_CKE1
DDR_A_MA11
DDR_A_DQS#7
DDRA_CLK0
SM_DRAMRST#
+VREF_CAA
DDRA_CKE1 DDRA_CKE0
DDR_A_RAS#
DDRA_ODT1
DDR_A_BS0
DDRA_CLK0#
DDR_A_WE#
DDR_A_BS2
PM_SMBCLK
DDRA_ODT0
DDR_A_BS1
DDRA_SCS0# DDR_A_CAS#
DDRA_CLK1
DDRA_SCS1#
PM_SMBDATA
SM_DRAMRST#
DDRA_CLK1# DDRA_CLK0
DDR_A_DQS#[0..7]
DDR_A_DQS[0..7]
DDR_A_D[0..63]
DDR_A_MA[0..15]
DRAMRST_CNTRL_PCH
+1.5V
+3VS
+0.75VS
+1.5V
+VREF_DQA
+0.75VS
+1.5V+1.5V +0.75VS
+1.5V
+1.5V
+VREF_DQA_M3
+VREF_DQB_M3
+VREF_DQA
+VREF_DQB
+VREF_DQA
+1.5V
+VREF_DQB
+1.5V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
11 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
11 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
11 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Reverse TypeDDR3 SO-DIMM A
Close to JDDRL.1
close to JDDRL.126
Layout Note:Place near JDDRL
Layout Note:Place near JDDRL1.203 and 204
Layout Note: Place these 4 Caps nearCommand and Control signals of DIMMA
please place these caps near the reference power plane of CMD/AD
Intel DDR Vref M3
RC1160_0402_5%
@
RC1160_0402_5%
@ 12
RC1150_0402_5%
@
RC1150_0402_5%
@ 12
CD8 10U_0603_6.3V6MCD8 10U_0603_6.3V6M1 2
CD50 33P_0402_50V8KCD50 33P_0402_50V8K1 2
CD15
2.2U_0603_6.3V4Z
CD15
2.2U_0603_6.3V4Z
1
2
G
DS QC7BSS138_NL_SOT23-3
@G
DS QC7BSS138_NL_SOT23-3
@
2
13
CD11 10U_0603_6.3V6MCD11 10U_0603_6.3V6M1 2
CD26
0.1U
_040
2_10
V7K
CD26
0.1U
_040
2_10
V7K
1
2
CD9 10U_0603_6.3V6MCD9 10U_0603_6.3V6M1 2
CD19 0.1U_0402_10V7KCD19 0.1U_0402_10V7K1 2
G
DS
QC8BSS138_NL_SOT23-3
@
G
DS
QC8BSS138_NL_SOT23-3
@
2
13
+CD7 390U_2.5V_M_R10+CD7 390U_2.5V_M_R101 2
CD51 33P_0402_50V8KCD51 33P_0402_50V8K1 2
JDDR3L
LCN_DAN06-K4406-0103@
JDDR3L
LCN_DAN06-K4406-0103@
VREF_DQ1VSS3DQ05DQ17VSS9DM011VSS13DQ215DQ317VSS19DQ821DQ923VSS25DQS1#27DQS129VSS31DQ1033DQ1135VSS37DQ1639
VSS 2DQ4 4DQ5 6VSS 8
DQS0# 10DQS0 12
VSS 14DQ6 16DQ7 18VSS 20
DQ12 22DQ13 24
VSS 26DM1 28
RESET# 30VSS 32
DQ14 34DQ15 36
VSS 38DQ20 40
DQ1741VSS43DQS2#45DQS247VSS49DQ1851DQ1953VSS55DQ2457DQ2559VSS61DM363VSS65DQ2667DQ2769VSS71
CKE073VDD75NC77BA279VDD81A12/BC#83A985VDD87A889A591VDD93A395A197VDD99CK0101CK0#103VDD105A10/AP107BA0109VDD111WE#113CAS#115VDD117A13119S1#121VDD123TEST125VSS127DQ32129DQ33131VSS133DQS4#135DQS4137VSS139DQ34141DQ35143VSS145DQ40147DQ41149VSS151DM5153VSS155DQ42157DQ43159VSS161DQ48163DQ49165VSS167DQS6#169DQS6171VSS173DQ50175DQ51177VSS179DQ56181DQ57183VSS185DM7187VSS189DQ58191DQ59193VSS195SA0197VDDSPD199
DQ21 42VSS 44DM2 46VSS 48
DQ22 50DQ23 52
VSS 54DQ28 56DQ29 58
VSS 60DQS3# 62
DQS3 64VSS 66
DQ30 68DQ31 70
VSS 72
CKE1 74VDD 76A15 78A14 80
VDD 82A11 84
A7 86VDD 88
A6 90A4 92
VDD 94A2 96A0 98
VDD 100CK1 102
CK1# 104VDD 106BA1 108
RAS# 110VDD 112S0# 114
ODT0 116VDD 118
ODT1 120NC 122
VDD 124VREF_CA 126
VSS 128DQ36 130DQ37 132
VSS 134DM4 136VSS 138
DQ38 140DQ39 142
VSS 144DQ44 146DQ45 148
VSS 150DQS5# 152
DQS5 154VSS 156
DQ46 158DQ47 160
VSS 162DQ52 164DQ53 166
VSS 168DM6 170VSS 172
DQ54 174DQ55 176
VSS 178DQ60 180DQ61 182
VSS 184DQS7# 186
DQS7 188VSS 190
DQ62 192DQ63 194
VSS 196EVENT# 198
SDA 200SA1201VTT203
GND1205
SCL 202VTT 204
GND2 206BOSS1207 BOSS2 208
CD23 1U_0402_6.3V6KCD23 1U_0402_6.3V6K12
RD71K_0402_1%
RD71K_0402_1%
12
CD52 33P_0402_50V8KCD52 33P_0402_50V8K1 2
CD25
2.2U
_060
3_6.
3V4Z
CD25
2.2U
_060
3_6.
3V4Z
1
2
CD22 1U_0402_6.3V6KCD22 1U_0402_6.3V6K12
RD11K_0402_1%
RD11K_0402_1%
12
RC1181K_0402_1%
@RC118
1K_0402_1%
@1 2
CD20 0.1U_0402_10V7KCD20 0.1U_0402_10V7K1 2
CD10 10U_0603_6.3V6MCD10 10U_0603_6.3V6M1 2
RD21K_0402_1%
RD21K_0402_1%
12
CD13 10U_0603_6.3V6MCD13 10U_0603_6.3V6M1 2
CD54 33P_0402_50V8KCD54 33P_0402_50V8K1 2
CD18 0.1U_0402_10V7KCD18 0.1U_0402_10V7K1 2
RD910K_0402_5%RD910K_0402_5%
12
CD55 33P_0402_50V8KCD55 33P_0402_50V8K1 2
CD56 10U_0603_6.3V6MCD56 10U_0603_6.3V6M1 2
RD61K_0402_1%
RD61K_0402_1%
12
RD111K_0402_1%
RD111K_0402_1%
12
CD24 1U_0402_6.3V6KCD24 1U_0402_6.3V6K12
CD16
0.1U_0402_10V7K
CD16
0.1U_0402_10V7K
1
2
CD17 0.1U_0402_10V7KCD17 0.1U_0402_10V7K1 2
CD2
2.2U_0603_6.3V4Z
CD2
2.2U_0603_6.3V4Z
1
2
CD1
0.1U_0402_10V7K
CD1
0.1U_0402_10V7K
1
2
RC1171K_0402_1%
@RC117
1K_0402_1%
@1 2
CD12 10U_0603_6.3V6MCD12 10U_0603_6.3V6M1 2
CD53 33P_0402_50V8KCD53 33P_0402_50V8K1 2
RD810K_0402_5%RD810K_0402_5%
1 2
RD101K_0402_1%
RD101K_0402_1%
12
CD21 1U_0402_6.3V6KCD21 1U_0402_6.3V6K12
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
DDR_B_D25
DDR_B_D26
DDR_B_D8
DDR_B_MA12
DDR_B_D43
DDR_B_DQS#6
DDR_B_BS1
PM_SMBCLK
DDR_B_D1DDR_B_DQS#0
DDR_B_D15
DDR_B_D48
DDR_B_D30
DDR_B_D38
DDR_B_D52DDR_B_D53
DDR_B_D20DDR_B_D17
DDR_B_BS2
DDR_B_D23
DDR_B_MA6
DDRB_ODT0
DDR_B_D47
DDR_B_D9
DDR_B_D18
DDR_B_MA10
DDR_B_DQS#3
DDR_B_MA15
DDR_B_D46
DDRB_ODT1
DDR_B_D16
DDR_B_DQS#4
DDR_B_D35
DDR_B_D56
DDR_B_D29
DDR_B_MA11
DDR_B_MA4
DDR_B_D0
DDR_B_D13
DDR_B_D41
DDR_B_D21
DDRB_CKE1
DDR_B_MA7
DDR_B_D63
DDR_B_DQS#1SM_DRAMRST#
DDR_B_D19
DDR_B_D24
DDR_B_MA8
DDR_B_MA3
DDR_B_CAS#
DDR_B_D57
DDR_B_DQS3
DDR_B_MA14
DDRB_SCS0#
DDR_B_DQS#7
DDR_B_BS0
DDR_B_D44DDR_B_D45
DDR_B_D2
DDRB_CKE0
DDR_B_MA9
DDR_B_MA13
DDR_B_D49
DDR_B_D61
DDR_B_D11
DDR_B_DQS0
DDR_B_MA1
DDRB_CLK0#
DDRB_SCS1#
DDR_B_D31
DDR_B_MA2
DDR_B_DQS5
DDR_B_DQS7
DDR_B_D3
DDR_B_D4DDR_B_D5
DDR_B_D6
DDR_B_MA5
DDR_B_D34
DDR_B_D58
DDR_B_D28
DDR_B_MA0
DDRB_CLK1#
DDR_B_D62
DDR_B_D42
DDR_B_DQS6
DDR_B_D39
DDR_B_DQS#5
DDR_B_D60
DDR_B_DQS1
DDR_B_D10
DDR_B_D12
DDR_B_D40
DDR_B_D22
DDR_B_D7
DDR_B_DQS#2DDR_B_DQS2
DDRB_CLK0
DDR_B_DQS4
DDR_B_RAS#
PM_SMBDATA
DDR_B_D14
DDR_B_D27
DDR_B_D59
DDRB_CLK1
DDR_B_WE#
+VREF_CAB +VREF_CAB_DIMMB
DDR_B_D50DDR_B_D54DDR_B_D55
DDR_B_D51
DDR_B_D36DDR_B_D37
DDR_B_D32DDR_B_D33
DDRB_CLK1#
DDR_B_CAS#
PM_SMBDATA
DDR_B_RAS# DDR_B_BS0
DDRB_ODT1
DDRB_CLK0#
DDRB_CKE1
DDR_B_BS1
DDR_B_BS2
DDRB_CLK0
DDRB_SCS1#
DDRB_SCS0#
DDRB_CLK1
DDRB_ODT0
DDRB_CKE0
PM_SMBCLK
SM_DRAMRST#
DDR_B_WE#
DDR_B_DQS#[0..7]
DDR_B_DQS[0..7]
DDR_B_D[0..63]
DDR_B_MA[0..15]
+0.75VS
+1.5V
+3VS
+1.5V
+VREF_DQB
+0.75VS
+1.5V+0.75VS+1.5V
+1.5V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
12 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
12 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
4019HG BSCHEMATICS, MB A8391
Custom
12 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Reverse TypeDDR3 SO-DIMM B
Close to JDDRH.1
Close to JDDRH.126
Layout Note:Place near JDDRH
Layout Note:Place near JDDRH.203 and 204
Layout Note: Place these 4 Caps nearCommand and Control signals of DIMMB
CD43 1U_0402_6.3V6KCD43 1U_0402_6.3V6K12
CD28
2.2U_0603_6.3V4Z
CD28
2.2U_0603_6.3V4Z
1
2
RD131K_0402_1%
RD131K_0402_1%
12
CD30 0.1U_0402_10V7KCD30 0.1U_0402_10V7K1 2
JDDR3H
FOX_AS0A626-UASN-7F_204P@
JDDR3H
FOX_AS0A626-UASN-7F_204P@
VREF_DQ1VSS3DQ05DQ17VSS9DM011VSS13DQ215DQ317VSS19DQ821DQ923VSS25DQS1#27DQS129VSS31DQ1033DQ1135VSS37DQ1639
VSS 2DQ4 4DQ5 6VSS 8
DQS0# 10DQS0 12
VSS 14DQ6 16DQ7 18VSS 20
DQ12 22DQ13 24
VSS 26DM1 28
RESET# 30VSS 32
DQ14 34DQ15 36
VSS 38DQ20 40
DQ1741VSS43DQS2#45DQS247VSS49DQ1851DQ1953VSS55DQ2457DQ2559VSS61DM363VSS65DQ2667DQ2769VSS71
CKE073VDD75NC77BA279VDD81A12/BC#83A985VDD87A889A591VDD93A395A197VDD99CK0101CK0#103VDD105A10/AP107BA0109VDD111WE#113CAS#115VDD117A13119S1#121VDD123TEST125VSS127DQ32129DQ33131VSS133DQS4#135DQS4137VSS139DQ34141DQ35143VSS145DQ40147DQ41149VSS151DM5153VSS155DQ42157DQ43159VSS161DQ48163DQ49165VSS167DQS6#169DQS6171VSS173DQ50175DQ51177VSS179DQ56181DQ57183VSS185DM7187VSS189DQ58191DQ59193VSS195SA0197VDDSPD199
DQ21 42VSS 44DM2 46VSS 48
DQ22 50DQ23 52
VSS 54DQ28 56DQ29 58
VSS 60DQS3# 62
DQS3 64VSS 66
DQ30 68DQ31 70
VSS 72
CKE1 74VDD 76A15 78A14 80
VDD 82A11 84
A7 86VDD 88
A6 90A4 92
VDD 94A2 96A0 98
VDD 100CK1 102
CK1# 104VDD 106BA1 108
RAS# 110VDD 112S0# 114
ODT0 116VDD 118
ODT1 120NC 122
VDD 124VREF_CA 126
VSS 128DQ36 130DQ37 132
VSS 134DM4 136VSS 138
DQ38 140DQ39 142
VSS 144DQ44 146DQ45 148
VSS 150DQS5# 152
DQS5 154VSS 156
DQ46 158DQ47 160
VSS 162DQ52 164DQ53 166
VSS 168DM6 170VSS 172
DQ54 174DQ55 176
VSS 178DQ60 180DQ61 182
VSS 184DQS7# 186
DQS7 188VSS 190
DQ62 192DQ63 194
VSS 196EVENT# 198
SDA 200SA1201VTT203
GND1205
SCL 202VTT 204
BOSS1 206GND2207 BOSS2 208
CD39 10U_0603_6.3V6MCD39 10U_0603_6.3V6M1 2
RD1510K_0402_5%
RD1510K_0402_5%
1 2
CD32 0.1U_0402_10V7KCD32 0.1U_0402_10V7K1 2CD42 1U_0402_6.3V6KCD42 1U_0402_6.3V6K12
RD1410K_0402_5%RD1410K_0402_5%
1 2
CD33 0.1U_0402_10V7KCD33 0.1U_0402_10V7K1 2 CD57 10U_0603_6.3V6MCD57 10U_0603_6.3V6M1 2
RD121K_0402_1%
RD121K_0402_1%
12
CD29 0.1U_0402_10V7KCD29 0.1U_0402_10V7K1 2
CD27
0.1U_0402_10V7K
CD27
0.1U_0402_10V7K
1
2
CD40 10U_0603_6.3V6MCD40 10U_0603_6.3V6M1 2
+CD31 330U_B2_2.5VM_R15M@
+CD31 330U_B2_2.5VM_R15M@
1 2
CD41 10U_0603_6.3V6MCD41 10U_0603_6.3V6M1 2
CD48
2.2U_0603_6.3V4Z
@CD48
2.2U_0603_6.3V4Z
@
1
2
CD38 10U_0603_6.3V6MCD38 10U_0603_6.3V6M1 2
CD44 1U_0402_6.3V6KCD44 1U_0402_6.3V6K12
CD49
0.1U_0402_10V7K
CD49
0.1U_0402_10V7K
1
2
CD46
2.2U_0603_6.3V4Z
CD46
2.2U_0603_6.3V4Z
1
2
CD47
0.1U_0402_10V7K
CD47
0.1U_0402_10V7K
1
2
CD36 10U_0603_6.3V6MCD36 10U_0603_6.3V6M1 2 CD45 1U_0402_6.3V6KCD45 1U_0402_6.3V6K12
CD37 10U_0603_6.3V6MCD37 10U_0603_6.3V6M1 2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
XTAL_OUTBUFFXTAL_SSIN
PCIE_GTX_CRX_N2PCIE_GTX_CRX_P2
PCIE_GTX_C_CRX_N2PCIE_GTX_C_CRX_P2
PCIE_GTX_C_CRX_N5PCIE_GTX_C_CRX_P5
PCIE_GTX_CRX_N5PCIE_GTX_CRX_P5
PCIE_GTX_C_CRX_P1PCIE_GTX_CRX_N1PCIE_GTX_CRX_P1
PCIE_GTX_C_CRX_N1
PCIE_GTX_C_CRX_N4PCIE_GTX_C_CRX_P4
PCIE_GTX_CRX_N4PCIE_GTX_CRX_P4
PCIE_GTX_CRX_N8PCIE_GTX_CRX_P8
PCIE_GTX_C_CRX_N8PCIE_GTX_C_CRX_P8
PCIE_GTX_C_CRX_N6PCIE_GTX_C_CRX_P6
PCIE_GTX_CRX_N6PCIE_GTX_CRX_P6
PCIE_GTX_C_CRX_N12PCIE_GTX_C_CRX_P12
PCIE_GTX_CRX_N12PCIE_GTX_CRX_P12
PCIE_GTX_C_CRX_N7PCIE_GTX_C_CRX_P7
PCIE_GTX_CRX_N7PCIE_GTX_CRX_P7
PCIE_GTX_C_CRX_P10PCIE_GTX_CRX_N10PCIE_GTX_CRX_P10
PCIE_GTX_C_CRX_N10
PCIE_GTX_C_CRX_N9PCIE_GTX_C_CRX_P9
PCIE_GTX_CRX_N9PCIE_GTX_CRX_P9
PCIE_GTX_C_CRX_N14PCIE_GTX_C_CRX_P14
PCIE_GTX_CRX_N14PCIE_GTX_CRX_P14
PCIE_GTX_C_CRX_N15PCIE_GTX_C_CRX_P15
PCIE_GTX_CRX_N15PCIE_GTX_CRX_P15
PCIE_GTX_CRX_N0PCIE_GTX_CRX_P0PCIE_GTX_C_CRX_P0
PCIE_GTX_C_CRX_N13PCIE_GTX_C_CRX_P13
PCIE_GTX_CRX_N13PCIE_GTX_CRX_P13
PCIE_GTX_C_CRX_N3PCIE_GTX_C_CRX_P3
PCIE_GTX_CRX_N3PCIE_GTX_CRX_P3
PCIE_GTX_C_CRX_N11PCIE_GTX_C_CRX_P11 PCIE_GTX_CRX_P11
PCIE_GTX_CRX_N11
PCIE_GTX_C_CRX_N0
PCIE_CTX_C_GRX_N1PCIE_CTX_C_GRX_P1
PCIE_CTX_C_GRX_N9PCIE_CTX_C_GRX_P9
PCIE_CTX_C_GRX_N2PCIE_CTX_C_GRX_P2
PCIE_CTX_C_GRX_N10PCIE_CTX_C_GRX_P10
PCIE_CTX_C_GRX_N3PCIE_CTX_C_GRX_P3
PCIE_CTX_C_GRX_N11PCIE_CTX_C_GRX_P11
PCIE_CTX_C_GRX_N4PCIE_CTX_C_GRX_P4
PCIE_CTX_C_GRX_N12PCIE_CTX_C_GRX_P12
PCIE_CTX_C_GRX_P5PCIE_CTX_C_GRX_N5
PCIE_CTX_C_GRX_N8PCIE_CTX_C_GRX_P8
PCIE_CTX_C_GRX_N13PCIE_CTX_C_GRX_P13
PCIE_CTX_C_GRX_N6PCIE_CTX_C_GRX_P6
PCIE_CTX_C_GRX_N14PCIE_CTX_C_GRX_P14
PCIE_CTX_C_GRX_P7PCIE_CTX_C_GRX_N7
PCIE_CTX_C_GRX_P15PCIE_CTX_C_GRX_N15
PCIE_CTX_C_GRX_N0PCIE_CTX_C_GRX_P0
CLK_PCIE_VGACLK_PCIE_VGA#CLK_REQ_GPU#
PEX_TSTCLK_OUTPEX_TSTCLK_OUT#
PLTRST_VGA_R#
CLK_REQ_GPU#
VGA_ENVDDVGA_BL_PWM
VGA_ENBKL
OVERT#_VGAGPU_EVENT
GPS_DOWN#
VGA_BL_PWM
VGA_ENBKL
HDMI_HPD_VGA
PCIE_CTX_C_GRX_N[0..15]
PCIE_CTX_C_GRX_P[0..15]
PCIE_GTX_C_CRX_P[0..15]
PCIE_GTX_C_CRX_N[0..15]
VGA_CRT_VSYNCVGA_CRT_HSYNC
VGA_CRT_GVGA_CRT_B
VGA_CRT_R
+DACA_VREFDACA_RSET
+DACA_VDD
VGA_CRT_G
VGA_CRT_B
VGA_CRT_R
GPS_DOWN#
GPU_EVENT
VGA_EDID_DATA
VGA_EDID_CLK
OVERT#_VGA
VGA_CRT_DATA
VGA_CRT_CLK
HDCP_SCL
HDCP_SDA
VGA_EDID_DATAVGA_EDID_CLK
SMB_CLK_GPUSMB_DATA_GPU
VGA_CRT_DATAVGA_CRT_CLK
HDCP_SDAHDCP_SCL
XTALINXTAL_OUT
HDMI_HPD_VGA
+PLLVDD
+GPU_PLLVDD
XTAL_OUTXTALIN
SMB_DATA_GPU
SMB_CLK_GPU
SMB_DATA_GPU
EC_SMB_CK2
SMB_CLK_GPU
EC_SMB_DA2
VGA_VID_0
VGA_VID_1VGA_VID_2
VGA_VID_3VGA_VID_4
VGA_VID_5
+PLLVDD
CLK_PCIE_VGACLK_PCIE_VGA#
PLTRST_VGA#
CLK_REQ_VGA#
VGA_ENBKL
VGA_BL_PWM VGA_ENVDD
GPS_DOWN#
PCIE_GTX_C_CRX_P[0..15]
PCIE_GTX_C_CRX_N[0..15]
PCIE_CTX_C_GRX_P[0..15]
PCIE_CTX_C_GRX_N[0..15]
VGA_CRT_B
VGA_CRT_R VGA_CRT_G
VGA_CRT_VSYNC VGA_CRT_HSYNC
VGA_EDID_CLK VGA_EDID_DATA
VGA_CRT_CLK VGA_CRT_DATA
HDMI_HPD
EC_SMB_CK2
EC_SMB_DA2
VGA_VID_4 VGA_VID_3
VGA_VID_1 VGA_VID_2
VGA_VID_0
VGA_VID_5
+3VS_DGPU
+3VS_DGPU
+3VS_DGPU
+1.05VS_DGPU
+3VS_DGPU
+3VS_DGPU
+3VS_DGPU
+1.05VS_DGPU
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
B
SCHEMATICS, MB A8391Custom
13 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
B
SCHEMATICS, MB A8391Custom
13 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
B
SCHEMATICS, MB A8391Custom
13 61Thursday, February 16, 2012
2011/12/14 2012/12/31Compal Electronics, Inc.
120mA
Close to GPU
Internal Thermal Sensor
CV38,CV40, CV41 under GPUclose to ball : AE8,AD7
45mA
LVDS
110804 check with NV pull down 10k if DAC unused
EC GPS_DOWN# must be OD\Low to avoid leakage on OPT SKU.
CV1971 under GPUclose to ball : ADB
45mA
60mA
120mA
4019HG
CV216 0.22U_0402_16V7KCV216 0.22U_0402_16V7K1 2CV217 0.22U_0402_16V7KCV217 0.22U_0402_16V7K1 2
CV39 0.22U_0402_16V7KCV39 0.22U_0402_16V7K1 2
CV460.1U_0402_10V7K
@
CV460.1U_0402_10V7K
@
1
2
CV219 0.22U_0402_16V7KCV219 0.22U_0402_16V7K1 2
RV1820_0402_5%RV1820_0402_5%
1 2
CV98 0.22U_0402_16V7KCV98 0.22U_0402_16V7K1 2
LV10
BLM18PG330SN1D_0603
LV10
BLM18PG330SN1D_06031 2
RV27124_0402_1%
DIS@
RV27124_0402_1%
DIS@
12
RV37 10K_0402_5%RV37 10K_0402_5%1 2
CV203 0.22U_0402_16V7KCV203 0.22U_0402_16V7K1 2
RV10 10K_0402_5%RV10 10K_0402_5%1 2
CV22510K_0402_5%OPT@
CV22510K_0402_5%OPT@
CV107 0.22U_0402_16V7KCV107 0.22U_0402_16V7K1 2
CV205 0.22U_0402_16V7KCV205 0.22U_0402_16V7K1 2
CV201 0.22U_0402_16V7KCV201 0.22U_0402_16V7K1 2
CV
410.
1U_0
402_
10V7
KC
V41
0.1U
_040
2_10
V7K
1
2
CV
4410
U_0
603_
6.3V
6MC
V44
10U
_060
3_6.
3V6M
1
2
LV15BLM18PG181SN1D_2P
LV15BLM18PG181SN1D_2P
1 2
RV6 2.2K_0402_5%RV6 2.2K_0402_5%1 2
CV1
094.
7U_0
603_
6.3V
6KC
V109
4.7U
_060
3_6.
3V6K
1
2
CV
400.
1U_0
402_
10V7
KC
V40
0.1U
_040
2_10
V7K
1
2
LV3
MBK1608221YZF_2PDIS@
LV3
MBK1608221YZF_2PDIS@
1 2
CV
4322
U_0
805_
6.3V
6MC
V43
22U
_080
5_6.
3V6M
1
2
CV99 0.22U_0402_16V7KCV99 0.22U_0402_16V7K1 2
CV4818P_0402_50V8JCV4818P_0402_50V8J
1