View
219
Download
0
Category
Preview:
Citation preview
8/3/2019 Layouts and Stick Diagrams
1/73
Layout design rules:For complex processes, it becomes difficultto understand the intricacies of thefabrication process and interpret differentphoto masks.
They act as interface between the circuitdesigner and the process engineer.
8/3/2019 Layouts and Stick Diagrams
2/73
8/3/2019 Layouts and Stick Diagrams
3/73
8/3/2019 Layouts and Stick Diagrams
4/73
The fundamental unity in the definition of
a set of design rules is the minimum linewidth.
i.e. a design rule stands for the minimummask dimension that can be safelytransferred the semiconductor material.
Even for the same minimum dimension,design rules differ from company to company
and from process to process.
However, there are CAD tools that allowthe migration of the design between
compatible process.
8/3/2019 Layouts and Stick Diagrams
5/73
8/3/2019 Layouts and Stick Diagrams
6/73
8/3/2019 Layouts and Stick Diagrams
7/73
8/3/2019 Layouts and Stick Diagrams
8/73
8/3/2019 Layouts and Stick Diagrams
9/73
8/3/2019 Layouts and Stick Diagrams
10/73
For complex processes, it becomes difficultto understand the intricacies of thefabrication process and interpret differentphoto masks.
They act as interface between the circuitdesigner and the process engineer.
8/3/2019 Layouts and Stick Diagrams
11/73
Design Rules:
N- Well
r101 Minimum width 12
r102 Between wells 12r110 Minimum well Area 1442
r 102r 101
N -
Well
8/3/2019 Layouts and Stick Diagrams
12/73
r201 Minimum N+ and P+ diffusion width 4
r 201
r 201
N -Well
P+ Diff
N+ Diff
8/3/2019 Layouts and Stick Diagrams
13/73
r202 Between two P+ and N+ diffusions 4
N -Well
P+ Diff
N+ Diff
r 202
r 202
8/3/2019 Layouts and Stick Diagrams
14/73
r203 Extra N-well after P+ diffusion 6
N -Well
P+ Diff
N+ Diff
r 203
r 203
8/3/2019 Layouts and Stick Diagrams
15/73
r204 Between N+ diffusion and n-well 6
r 204
N -Well
P+ Diff
N+ Diff
8/3/2019 Layouts and Stick Diagrams
16/73
r210 Minimum diffusion area 162
r 210
r 210
N -Well
P+ Diff
N+ Diff
8/3/2019 Layouts and Stick Diagrams
17/73
r301 Polysilicon Width 2
N -Well
P+ Diff
N+ Diff
Polysilicon
r 301
r 301
Polysilicon
8/3/2019 Layouts and Stick Diagrams
18/73
r302 Polysilicon gate on Diffusion 2
N -Well
P+ Diff
N+ Diff
Polysilicon
r 302
r 302
Polysilicon
8/3/2019 Layouts and Stick Diagrams
19/73
r307 Extra Polysilicon surrounding Diffusion 3
N -Well
P+ Diff
N+ Diff
Polysilicon
r 307
r 307
r 307
r 307
Polysilicon
8/3/2019 Layouts and Stick Diagrams
20/73
r304 Between two Polysilicon boxes 3
N -Well
P+ Diff
N+ Diff
Polysilicon
Polysilicon
r 304
r 304
8/3/2019 Layouts and Stick Diagrams
21/73
r307 Diffusion after Polysilicon 4
N -Well
P+ Diff
N+ Diff
Polysilicon
Polysilicon
r 307
r 307
r 307
r 307
8/3/2019 Layouts and Stick Diagrams
22/73
r401 Contact width 2
Contact
PolysiliconContact
Metal/Polysilicon
Contact
r 401
8/3/2019 Layouts and Stick Diagrams
23/73
r404 Extra Poly surrounding contact 1
Contact
PolysiliconContact
Metal/Polysilicon
Contact
r 404 r 404
8/3/2019 Layouts and Stick Diagrams
24/73
r405 Extra metal surrounding contact 1
Contact
PolysiliconContact
Metal/Polysilicon
Contact
r 405 r 405
8/3/2019 Layouts and Stick Diagrams
25/73
N -Well
P+ Diff
N+ Diff
Polysilicon
Polysilicon
r403 Extra diffusion surrounding contact 1
r 403
r 403
8/3/2019 Layouts and Stick Diagrams
26/73
Metal 1
Metal 2
Metal 3
Metal 4
Metal 5
Metal 6
r 501
r 501
r501 Between two Metals 4
8/3/2019 Layouts and Stick Diagrams
27/73
r510 Minimum Metal area 162
r 510 r 510
r 510r 510
r 510 r 510
Metal 1
Metal 2
Metal 3
Metal 4
Metal 5
Metal 6
8/3/2019 Layouts and Stick Diagrams
28/73
8/3/2019 Layouts and Stick Diagrams
29/73
8/3/2019 Layouts and Stick Diagrams
30/73
It is necessary for the polyto completely cross active,
other wise the transistor thathas been created crossingof diffusion and poly, will beshorted by diffused path of
source and drain.
2
Poly crosses diffusion
Poly does not cross diffusion
Creating a short circuit
GATE EXTENSION:
8/3/2019 Layouts and Stick Diagrams
31/73
Proper Transistor Formed Diffused Path Between Source And Drain
8/3/2019 Layouts and Stick Diagrams
32/73
8/3/2019 Layouts and Stick Diagrams
33/73
8/3/2019 Layouts and Stick Diagrams
34/73
8/3/2019 Layouts and Stick Diagrams
35/73
8/3/2019 Layouts and Stick Diagrams
36/73
8/3/2019 Layouts and Stick Diagrams
37/73
8/3/2019 Layouts and Stick Diagrams
38/73
8/3/2019 Layouts and Stick Diagrams
39/73
8/3/2019 Layouts and Stick Diagrams
40/73
8/3/2019 Layouts and Stick Diagrams
41/73
NAND2 layout
8/3/2019 Layouts and Stick Diagrams
42/73
NOR2 layout
8/3/2019 Layouts and Stick Diagrams
43/73
Constructing a minimum area layoutStick diagram layout of the
complex CMOS logic gate witharbitrary ordering of poly gatecolumns.
8/3/2019 Layouts and Stick Diagrams
44/73
Ordering of polysilicon gate columns in Euler graph sequence results inuninterrupted p-type and n-type diffusion areas.
Adv: Compact area, simple routing of signals and less parasitic capacitance.
8/3/2019 Layouts and Stick Diagrams
45/73
2 I/P MUX AND ITS LAYOUT
F = (A.S+B.S)
8/3/2019 Layouts and Stick Diagrams
46/73
4 input NAND gate:
8/3/2019 Layouts and Stick Diagrams
47/73
STICKDIAGRAMS
8/3/2019 Layouts and Stick Diagrams
48/73
CONCEPT
Popular Way Of symbolic design.
Free hand layout
Colored lines for various process layers.
Poly crossing diffusion gives transistors.
Metal touching diffusion gives contacts.
C
8/3/2019 Layouts and Stick Diagrams
49/73
Concept Notation gives only relative position of
various design components.
A compactor is used to convert it intoabsolute design.
The compactor translates design rules intoconstraints on the component positions.
It also gives optimized design layout withefforts for minimization of area and costfunction.
8/3/2019 Layouts and Stick Diagrams
50/73
Pros and cons
Designer does not have to worry aboutdesign rules.
Compactor takes care of that.
Outcome of the compactor may beunpredictable and may not match manualapproach.
8/3/2019 Layouts and Stick Diagrams
51/73
Typical Stick Diagram
8/3/2019 Layouts and Stick Diagrams
52/73
Layers in the stick diagrams
8/3/2019 Layouts and Stick Diagrams
53/73
8/3/2019 Layouts and Stick Diagrams
54/73
8/3/2019 Layouts and Stick Diagrams
55/73
8/3/2019 Layouts and Stick Diagrams
56/73
TheProcedure
ForDrawingStick
Diagrams:
8/3/2019 Layouts and Stick Diagrams
57/73
Draw stick diagrams for the above circuits.
8/3/2019 Layouts and Stick Diagrams
58/73
Back end optimization of a circuit
using
Euler's Graph approach
8/3/2019 Layouts and Stick Diagrams
59/73
Constructing a minimum area layout
Stick diagram layout of the complex CMOS logic gate
8/3/2019 Layouts and Stick Diagrams
60/73
Stick diagram layout of the complex CMOS logic gatewith arbitrary ordering of poly gate columns.
Ordering of polysilicon gate columns in Euler graph sequence results in
8/3/2019 Layouts and Stick Diagrams
61/73
Ordering of polysilicon gate columns in Euler graph sequence results inuninterrupted p-type and n-type diffusion areas.
Adv: Compact area, simple routing of signals and less parasitic capacitance.
Euler Graph Approach:
8/3/2019 Layouts and Stick Diagrams
62/73
Euler Graph Approach:(Good Density, Min Area, Abutting of S-D Connections,
Single Diffusion Strip In Both Wells, , Easy Automation)
Construction Of Logic Graph:
1. Vertices : Nodes of the N/W.
2. Edge: I/P.
3. Dual Graphs for PUN & PDN.
Identification Of Euler Paths:
1. Path through all nodes such that an edge is visited only once.
2. Uninterrupted diffusion strip in the layout is possible iff Eulerpath exists.
3. Many solutions exist.
4. Common Euler path in PUN & PDN
5. Sequence of edges in the Euler path = Order of I/Ps in the layout.
8/3/2019 Layouts and Stick Diagrams
63/73
E - D - A - B - C
8/3/2019 Layouts and Stick Diagrams
64/73
Ex: 1.
8/3/2019 Layouts and Stick Diagrams
65/73
8/3/2019 Layouts and Stick Diagrams
66/73
8/3/2019 Layouts and Stick Diagrams
67/73
Ex: 2.
8/3/2019 Layouts and Stick Diagrams
68/73
Ex: 3.
Effect Of Restructuring
8/3/2019 Layouts and Stick Diagrams
69/73
Ex: 3.
Effect Of Restructuring
8/3/2019 Layouts and Stick Diagrams
70/73
Ex: 3.
Effect Of Restructuring
8/3/2019 Layouts and Stick Diagrams
71/73
8/3/2019 Layouts and Stick Diagrams
72/73
8/3/2019 Layouts and Stick Diagrams
73/73
Sketch a stick diagram for a combinational circuit evaluating followingBoolean expression.
Recommended