32

NAND and NOR implementation and Other two level implementation

Embed Size (px)

Citation preview

Page 1: NAND and NOR implementation and  Other two level implementation
Page 2: NAND and NOR implementation and  Other two level implementation

Presentation submitted

By:Muhammad Zubaid

Rasool (MCSE-16-37) Muhammad Akhtar (MCSE-16-10) Farhan Shaffi (MCSE-16-31)

To:Sir. Imran

Page 3: NAND and NOR implementation and  Other two level implementation

Our topics are

• NAND and NOR implementation

• Other two level implementation

Page 4: NAND and NOR implementation and  Other two level implementation

We will discuss

• Basic logic gates implementation by universal gates.

• Boolean function implementation by universal gates.

• Wired Logic• Non-degenerate forms

Page 5: NAND and NOR implementation and  Other two level implementation

NAND and NOR implementation

In this topic we will discuss the following things:• Implementation of Basic gates using

Universal gate• Implementation of Boolean functions

using Universal gates.

Page 6: NAND and NOR implementation and  Other two level implementation

Universal Gates

• A gate that can be used to create any logic gate is called universal gate. Hence NAND and NOR are universal gates.

• Any Boolean function can be created using AND OR and NOT gates.

• AND OR and NOT gates can be implemented using NAND and NOR gates.

Page 7: NAND and NOR implementation and  Other two level implementation

Implementation of NOT using NAND gate

A NAND gate with single input acts like a NOT gate.

NOT gateNAND construction of NOT gate

Page 8: NAND and NOR implementation and  Other two level implementation

Implementation of AND using NAND gate

As a NAND gate is the invert of AND so by putting an inverter on the output of NAND we can have AND gate.

NAND implementation of AND gate

AND gate

Page 9: NAND and NOR implementation and  Other two level implementation

Implementation of OR using NAND gate

By putting additional inverters in the input we can achieve an OR gate by a NAND gate De Morgan's Law is the base of it.

OR gate NAND implementation of OR gate

Page 10: NAND and NOR implementation and  Other two level implementation

Symbolic equivalance of NAND gate

By De Morgan's Law we can describe NAND gate graphically by the following symbols:

Page 11: NAND and NOR implementation and  Other two level implementation

Two level implementation of NAND gate

The implementation of Boolean function with NAND gate requires that the function be simplified into sum of products form.

For example:F = A.B + C.D + E

Page 12: NAND and NOR implementation and  Other two level implementation

Above function implentation by NAND gate

Page 13: NAND and NOR implementation and  Other two level implementation

NOT gate implementation using NOR gate

A single input NOR gate acts like a NOT gate:

NOT gate NOR implementation of NOT gate

Page 14: NAND and NOR implementation and  Other two level implementation

AND gate implementation using NOR gate

By De Morgan's theorem putting two extra inverters in input we achieve AND gate by NOR gate:

AND gate NOR implementation of AND gate

Page 15: NAND and NOR implementation and  Other two level implementation

OR gate implementation using NOR gate

As NOR is the invert of OR gate so by putting an inverter in the output of NOR we get OR gate:

OR gate NOR implementation of OR gate

Page 16: NAND and NOR implementation and  Other two level implementation

Graphical equivalance of NOR gate

By De Morgan's Law we can describe NOR gate graphically by the following symbols:

Page 17: NAND and NOR implementation and  Other two level implementation

Two level implementation of NOR gate

A two-level implementation with NOR gates requires that the function be simplifiedinto product of sums form.For example:F = (AB' + A'B)(C + D')

Implementation using NOR gate

Page 18: NAND and NOR implementation and  Other two level implementation

Our 2nd Topic isOther Two Level Implementation

We will discuss the following things in this topic:• Wired Logic.• Non-degenerate Form

Page 19: NAND and NOR implementation and  Other two level implementation

Other Two Level Implementations

• NAND and NOR gates are widely used in the ICs.

• A few NAND or NOR gates allow the wire connection between the outputs of two gates for specific functionality.

• This wire connection is called the “wired logic”.

Page 20: NAND and NOR implementation and  Other two level implementation

Wired Logic gate

• A wired logic gate does not produce a physical second level gate.

• It is a wire connection.

• For discussion we will assume the following circuits as two level implementation.

Page 21: NAND and NOR implementation and  Other two level implementation

Open collector TTL NAND gate

• The most common example for AND wired logic by NAND gate is open collector TTL NAND gate.

• TTL stands for transistor-transistor logic.

• When open collector TTL NAND gate is tied together it performs wired AND logic.

• AND gate is drawn with the lines going through the center of the gate.

Page 22: NAND and NOR implementation and  Other two level implementation

Open collector TTL NAND gate

• It means that wired AND gate is not a physical gate but only a symbol to describe the functionality done by the wired connection.

• The following logic implemented by circuit is called AND-OR-Invert function. F = (A.B)'...(C.D)' = (A.B+C.D)' = (A'+B').(C'+D')

Page 23: NAND and NOR implementation and  Other two level implementation

Open collector TTL NAND gate

Page 24: NAND and NOR implementation and  Other two level implementation

ECL gate

• ECL stands for Emitter Coupled Logic

• The NOR outputs of the ECL gate are tied together to perform a wired-OR function.

• The following logic implemented by the circuit is called OR-AND-Invert function.

F = (A+B)'+(C+D)' = [(A+B).(C+D)]'

Page 25: NAND and NOR implementation and  Other two level implementation

ECL gate

Page 26: NAND and NOR implementation and  Other two level implementation

Non-degenrate form

• There are 16 possible combinations of two level forms.

• 8 of these are degenrate form because they degenrate to a single operation.

• The remaining 8 are non-degenrate forms.

Page 27: NAND and NOR implementation and  Other two level implementation

Non-degenrate form

• These forms are implemented in sum of products form or product of sums form.

• The 8 nondegenrate forms are: 1.AND-OR 2.OR-AND

3.NAND-NAND 4.NOR-NOR5.NOR-OR 6.NAND-AND7.OR-NAND 8.AND-NOR

• The 1st gate listed in each of the forms constitute first level while the 2nd gate constitute the second level.

Page 28: NAND and NOR implementation and  Other two level implementation

AND-OR-Invert implementation

• The two forms NAND-AND and AND-NOR are equivalant.

• Both performs the AND-OR-Invert function.

• AND-OR-Invert implementation requires the expression in sum-of-products form.

• The following function is implemented:F=(A.B+C.D+E)'

Page 29: NAND and NOR implementation and  Other two level implementation

AND-OR-Invert implementation

Page 30: NAND and NOR implementation and  Other two level implementation

OR-AND-Invert implementation

• The OR-NAND and NOR-OR forms are equivalant.

• Both performs OR-AND-Invert function.• OR-AND-Invert implementation requires the

expression in product of sums form.• The following function is implemented:

F=[(A+B).(C+D).E]'

Page 31: NAND and NOR implementation and  Other two level implementation

OR-AND-Invert implementation

Page 32: NAND and NOR implementation and  Other two level implementation

The EndAny

Question...??