32
Simon Stevin Meester 2014 Prof. dr. ir. Bram Nauta IC Design Group CTIT Institute / faculty EWI University of Twente

Chip design in Twente

Tags:

Embed Size (px)

DESCRIPTION

Presentation Prof.dr.ir. Bram Nauta after being awarded Simon Stevin Meester Prize.

Citation preview

Page 1: Chip design in Twente

Simon Stevin Meester 2014

Prof. dr. ir. Bram NautaIC Design Group

CTIT Institute / faculty EWIUniversity of Twente

Page 2: Chip design in Twente

500.000 Euro…

Page 3: Chip design in Twente
Page 4: Chip design in Twente

Maybe upgrade our

“hydro-static-temperature-

controlled-aquatic-facility” ?

Page 5: Chip design in Twente
Page 6: Chip design in Twente

CHIPS

Page 7: Chip design in Twente
Page 8: Chip design in Twente
Page 9: Chip design in Twente
Page 10: Chip design in Twente
Page 11: Chip design in Twente

Transistor

Page 12: Chip design in Twente

5nm

Page 13: Chip design in Twente
Page 14: Chip design in Twente
Page 15: Chip design in Twente
Page 16: Chip design in Twente
Page 17: Chip design in Twente

Analog

Digital

Page 18: Chip design in Twente

900 MHz

Page 19: Chip design in Twente
Page 20: Chip design in Twente

+

Page 21: Chip design in Twente

+

Page 22: Chip design in Twente

900MHz

1800MHz

Page 23: Chip design in Twente
Page 24: Chip design in Twente
Page 25: Chip design in Twente

Noise Canceling

vin

+

-

Ibias

in

Page 26: Chip design in Twente
Page 27: Chip design in Twente
Page 28: Chip design in Twente
Page 29: Chip design in Twente

UTBEEF

Page 30: Chip design in Twente
Page 31: Chip design in Twente

A wonderful team!

Page 32: Chip design in Twente

Thank you!


Chip Design Traning Plan V1.0

Chip Design Traning Plan V1.0

Documents
ASIC & FPGA Chip Design - Sharif University of Technologyee.sharif.edu/~asic/Lectures/Lecture_06_FPGA.pdf · © M. Shabany, ASIC/FPGA Chip Design ASIC & FPGA Chip Design: Mahdi Shabany

ASIC & FPGA Chip Design - Sharif University of Technologyee.sharif.edu/~asic/Lectures/Lecture_06_FPGA.pdf · © M. Shabany, ASIC/FPGA Chip Design ASIC & FPGA Chip Design: Mahdi Shabany

Documents
Advanced System-on-Chip Design

Advanced System-on-Chip Design

Documents
System on Chip System on Chip (SoC) Design. Outline Key Trends and The SoC Paradigm System on Chip Architecture Design Cores Interconnection Cost Benefits

System on Chip System on Chip (SoC) Design. Outline Key Trends and The SoC Paradigm System on Chip Architecture Design Cores Interconnection Cost Benefits

Documents
Twente 2009

Twente 2009

Health & Medicine
The Chip Design Crisis

The Chip Design Crisis

Documents
ESE566A Modern System-on-Chip Design, Spring 2017 ESE … · ESE566A Modern System-on-Chip Design, Spring 2017 ESE 566A Modern System-on-Chip Design, Spring 2017 Tutorial 1: Linux

ESE566A Modern System-on-Chip Design, Spring 2017 ESE … · ESE566A Modern System-on-Chip Design, Spring 2017 ESE 566A Modern System-on-Chip Design, Spring 2017 Tutorial 1: Linux

Documents
1 VLSI Design System-on-Chip Design Overview of System on a Chip

1 VLSI Design System-on-Chip Design Overview of System on a Chip

Documents
Chip Design Presentation

Chip Design Presentation

Documents
A design methodology of chip-to-chip wireless …icdesign.iis.u-tokyo.ac.jp/pdf/Publication/2007/2007_9.pdfAbstract— A design methodology to transmit power using a chip-to-chip wireless

A design methodology of chip-to-chip wireless …icdesign.iis.u-tokyo.ac.jp/pdf/Publication/2007/2007_9.pdfAbstract— A design methodology to transmit power using a chip-to-chip wireless

Documents
Ph.D. thesis University of Twente Twente University Press

Ph.D. thesis University of Twente Twente University Press

Documents
CHIP DESIGN METHODOLOGIES OR DESIGN METHODS

CHIP DESIGN METHODOLOGIES OR DESIGN METHODS

Documents
Physical Design Automation for 3D Chip Stacks … · 3D Chip Stacks: Meeting Trends for Modern Chip Design 3 Introduction Classical Challenges Novel Challenges Summary J. Knechtel,

Physical Design Automation for 3D Chip Stacks … · 3D Chip Stacks: Meeting Trends for Modern Chip Design 3 Introduction Classical Challenges Novel Challenges Summary J. Knechtel,

Documents
THE TWENTE EDUCATION MODEL - Universiteit Twente in ...The University of Twente has a distinctive education model for its undergraduate programmes: the Twente Education Model (Twents

THE TWENTE EDUCATION MODEL - Universiteit Twente in ...The University of Twente has a distinctive education model for its undergraduate programmes: the Twente Education Model (Twents

Documents
ASIC & FPGA Chip Design - ee.sharif.eduee.sharif.edu/~asic/Lectures/Lecture_01_Introduction.pdf · ASIC & FPGA Chip Design: ... Fixed-point Simulation Methodology ... Manual Layout

ASIC & FPGA Chip Design - ee.sharif.eduee.sharif.edu/~asic/Lectures/Lecture_01_Introduction.pdf · ASIC & FPGA Chip Design: ... Fixed-point Simulation Methodology ... Manual Layout

Documents
ECE565 Chip Design Styles

ECE565 Chip Design Styles

Documents
Design of a Solar Sand Printer - Universiteit Twente

Design of a Solar Sand Printer - Universiteit Twente

Documents
System on Chip (SoC) Design

System on Chip (SoC) Design

Documents
Secure Chip Design

Secure Chip Design

Documents
Chip Carving Design and Pattern Sourcebook

Chip Carving Design and Pattern Sourcebook

Documents
University of Twente Student Theses - Part optimization design studies in the …essay.utwente.nl/72006/1/Internship_Report_F_Plura.pdf · 2017. 3. 8. · University of Twente every

University of Twente Student Theses - Part optimization design studies in the …essay.utwente.nl/72006/1/Internship_Report_F_Plura.pdf · 2017. 3. 8. · University of Twente every

Documents
A 24 Processors System on Chip FPGA Design With Network on Chip

A 24 Processors System on Chip FPGA Design With Network on Chip

Documents
System-on-Chip Design

System-on-Chip Design

Documents
FE-I4 Chip Design

FE-I4 Chip Design

Documents
On Chip Power Amplifier Design

On Chip Power Amplifier Design

Documents
A Design Methodology of Chip-to-Chip Wireless Power ...icdesign.iis.u-tokyo.ac.jp/pdf/Publication/2008/2008_13.pdf · Abstract— A design methodology to transmit power using a chip-to-chip

A Design Methodology of Chip-to-Chip Wireless Power ...icdesign.iis.u-tokyo.ac.jp/pdf/Publication/2008/2008_13.pdf · Abstract— A design methodology to transmit power using a chip-to-chip

Documents
Design of chip controller

Design of chip controller

Engineering
Memory Design Example. Selecting Memory Chip Selecting SRAM Memory Chip

Memory Design Example. Selecting Memory Chip Selecting SRAM Memory Chip

Documents
Universiteit Twente

Universiteit Twente

Documents
ASIC/FPGA Chip Design - Sharif University of Technologyee.sharif.edu/~asic/Lectures/Lecture_03_SynthesizableHDL.pdf© M. Shabany, ASIC/FPGA Chip Design ASIC/FPGA Chip Design Mahdi

ASIC/FPGA Chip Design - Sharif University of Technologyee.sharif.edu/~asic/Lectures/Lecture_03_SynthesizableHDL.pdf© M. Shabany, ASIC/FPGA Chip Design ASIC/FPGA Chip Design Mahdi

Documents