C O N S U L T I N G I N E L E C T R O N I C D E S I G N
www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
IC CAD Market Trends 2015 Developments of Multi-CAD Models
PHONE +1 (408) 985-2929 www.garysmithEDA.com
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
IC CAD Market Trends 2015Developments of Multi-CAD Models
i
TABLE OF CONTENTS
Page Title 1 ........... Market Trends 2014 Introduction2 ........... Ic Place & Route3 ........... ASIC Layout Custom Layout4 ........... PhysicalVerification Design Rule Checking (DRC) 5 ........... Extraction6 ........... IC Power7 ........... Signal-Integrity (SI)8 ........... IC SPICE9 ........... Physical Libraries and Tools10 ......... IC CAM
TABLE OF FIGURES
Page Title 1 ........... Figure C-1: Top 5 Share of CAD/CAM 20143 ........... Figure C-2: ASIC Layout Market Share 2014 Figure C-3: ASIC Layout Forecast 20154 ........... Figure C-4: Custom Layout Market Share 2014 Figure C-5: Custom Layout Forecast 20155 ........... Figure C-6: DRC Market Share 2014 Figure C-7: DRC Forecast 2015 Figure C-8: Extractor Market Share 20146 ........... Figure C-9: Extractor Forecast 2015 Figure C-10: Timing, EMI, and Metal Migration Market Share 20147 ........... Figure C-11: IC Power Analysis Market Share 2014 Figure C-12: IC Power Analysis Forecast 20158 ........... Figure C-13: Signal-Integrity Market Share 2014 Figure C-14: Signal-Integrity Forecast 20159 ........... Figure C-15: IC SPICE Market Share 2014 Figure C-16: IC SPICE Market Forecast 201510 ......... Figure C-17: Physical Libraries Market Share 2014 Figure C-18: Physical Libraries Forecast 201511 ......... Figure C-19: IC CAM Market Share 2014 Figure C-20: IC CAM Forecast 201512 .......... Appendix A: IC CAD/CAM Market Forecast 2015
Figure C-1: Top 5 Share of CAD/CAM 2014
(Source: Gary Smith EDA, November 2015)
Mentor20%
ARM5%
Ansys5%
Cadence26%
Synopsys44%
PHONE +1 (408) 985-2929 www.garysmithEDA.com
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
IC CAD Market Trends 2015 Developments of Multi-CAD Models
Market Trends 2014
IC CAD market vendor revenue reached $2,295.3 in 2014. Worldwide CAD revenue captured 29%
share of total EDA in 2014. The IC CAD market covered in this report is segmented into four main
categories:ICPlaceandRoute,PhysicalVerification,PhysicalLibrariesandTools,andICCAM(see
Appendix A). There are over 12 sub-applications within these four categories that contain market
shareupdates.ThetopfivevendorsofCAD/CAMtoolscaptured90percentshareofthemarketin
2014. ARM and Ansys now represent 10 percent of total CAD. Figure C-1 illustrates the
topfivevendors.
INTRODUCTION
Traditional CAD models focused on long design cycles from multiple and costly design rework. As
noted by SolidWorks, ideally, one would choose the modeling approach that worked best for the
type of product one needed to design – top-down, bottom-up, or master model design techniques.
Since 2012, as a result of mergers, collaborations and acquisitions, EDA vendors, semiconductor
andsystemscompaniesteamedtodevelopmultipleplatformsandsystemdesignflows.
MicroMagic, Keysight EEsof, Altium, Atoptech, Intel/Docea, and Terrazon, Dassault and Siemens
proved that multiple organizations can work cooperatively to create multiple data models to
improve cost, ease of integration, and security.
1
MARY [email protected]
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
MicroMagic, Inc. is a privately held company. MicroMagic builds, uses and sells its high-end CAD
tools to create multiple models across its MAX-3D System.
That includes:
• Chip-to-Board viewing and editing - in 3D
• Load Chip, Package and Board together, in one tool
• Isolate and extract nets; study signal integrity across all components
• View, edit and analyze chips, package and board in one environment
• Micro Magic’s 3D Design Suite together with MAX-3D TSV Placer
and MAX-3D Path Finder
Companies like Dassault’s SOLIDWORKS with the 3DEXPERIENCE solutions created single and
multi-modeling methodologies that leverage various approaches or techniques in a single modeling
environment. The SolidWorks Industrial Designer and SolidWorks Conceptual Designer offer
the ability to mix parametric features, concept sketches, 2D mechanism, solids, and direct edit
featuresinasingleproductstructure.TheSingleModelingEnvironmentprovidestheflexibilityto
use the best modeling method to solve design challenges.
Through mergers and acquisitions, PTC is a Multi-CAD design company. As it noted in its recent
publication on “Best Practices” in CAD, most manufacturers are leveraging a variety of 3D CAD
packages in their product development activities to support different design processes such as
mechanical design versus electrical design.
Given the complexity of today’s advanced product designs, cycle times and supply chains,
designersneedvisibilityintothefullproductprocessflowanddevelopment.
IC PLACE & ROUTE
Place and Route tools are used to transfer the design to a silicon mask- generating format. MicroMagic
believes its solution is the most powerful layout system for any size IC, able to load, view, and edit
designs of more than one trillion devices in “real time”. Customer benchmarks prove MAX to be
50X faster in displaying physical layout data. MicroMagic has announced that their layout tools offer
interoperability with other IC design tools for Open Access and IPL programs.
2
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
ASIC LAYOUT
As shown in Figure C-2 Synopsys remains the number one vendor in this market maintaining 64
percent share of total market revenue of $738.1 in 2014. Synopsys, along with Cadence, Mentor and
Atoptech,providecompanieswithalmostcompletesolutions indesign,verification, integrityand
project management. ASIC layout users employ these design solutions in system applications like
automotivetoreducesystemcost,improvereliabilityandimprovetimetomarketcycles.Thefive-
year CAGR for ASIC layout is estimated to reach $1,024 by 2019, or 6.8% percent (see Figure C-3).
3
Figure C-2: ASIC Layout Market Share 2014
(Source: Gary Smith EDA, November 2015)
Cadence Design Systems
29%
Mentor Graphics4%
Atoptech3%
Synopsys64%
(Source: Gary Smith EDA, November 2015)
588.5 582.4
715.6 738.1 771.8 850.0 867.0
918.0 1,024.0
0.0
200.0
400.0
600.0
800.0
1,000.0
1,200.0
2011 2012 2013 2014 2015 2016 2017 2018 2019
(In M
illio
ns o
f Dol
lars
)
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
CUSTOM LAYOUTCustom Layout design tools that work at the transistor level to size transistors, are used in processor, memory, analog design and device design where performance or device scaling is of prime importance. Vendor revenues totaled $241.3 in 2014. Eight vendors participated in the survey in 2014. Cadence remains the number one vendor with over 68 percent market share (see Figure C-4). Tanner, recently acquired by Mentor Graphics, MicroMagic and Silvaco are expected to grow share in the coming forecast years. MicroMagic now offers its MAX 3D design suite for advanced 3D design stacking and Interposer development. The long-range forecast in Figure C-5 shows the
market CAGR at 10.7 percent.
4
Figure C-4: Custom Layout Market Share 2014
(Source: Gary Smith EDA, November 2015)
JEDAT5%
Mentor Graphics4%
Silvaco3%
Tanner 3%
MicroMagic1%
Cadence Design Systems
68%
Synopsys8%
Sagantec8%
201.4 213.3 238.8 241.3
303.0 350.2 360.2 371.0
402.0
0.0
50.0
100.0
150.0
200.0
250.0
300.0
350.0
400.0
450.0
2011 2012 2013 2014 2015 2016 2017 2018 2019
(In M
illio
ns o
f Dol
lars
)
(Source: Gary Smith EDA, November 2015)
PHYSICAL VERIFICATION
DESIGN RULE CHECKING (DRC)DRCisusedtoperformfinalverificationonanICdesignbeforemakingmasks.DRCgrewto$261.2in2014,led by Mentor Graphics at $163.9. Mentor Graphics now owns 63 percent share of the DRC market. Figure
C-6 illustrates the market share distribution for the major vendors of DRC tools. Figure C-7 captures the
2015 forecast of DRC through 2019.
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
EXTRACTIONExtraction tools are used to determine the parasitic effects caused by the physical implementation of the design. Synopsys maintained its lead in this area with 50 percent market share as seen in Figure C-8. Success in next generation process technologies depends on parasitic extraction tools that can provide accurate transistor level extraction of parasitic effects. Extraction tools are solutions that speed up design cycle times for multiple design applications. Figure C-9 shows a steady forecast
through 2019.
5
(Source: Gary Smith EDA, November 2015)
212.7 226.6 248.9 261.2 268.5
298.0 298.0 289.8 296.0
0.0
50.0
100.0
150.0
200.0
250.0
300.0
350.0
2011 2012 2013 2014 2015 2016 2017 2018 2019
(In M
illio
ns o
f Dol
lars
)
Figure C-8: Extractor Market Share 2014
(Source: Gary Smith EDA, November 2015)
ANSYS3%
OptEM Engineering2%
Silvaco0%Synopsys
50%
Cadence Design Systems
32%
Mentor Graphics13%
Figure C-6: DRC Market Share 2014
(Source: Gary Smith EDA, November 2015)
Silvaco1%
Tanner1%
MicroMagic0%Mentor Graphics
63%
Cadence Design Systems
20%Synopsys
15%
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
PHYSICAL ANALYSIS TOOLS
Physicalanalysistoolsareusedtoanalyzethephysicaleffectsofthefinaldesignlayout.Thissub-application segment consists of IC Power analysis, Signal Integrity, Timing analysis, Electro Magnetic Interference (EMI), and Metal Migration. The Timing, EMI, and Metal Migration sub application numbers are small, with few companies represented (see Figure C-10). However, the sub
applications have been included in the long-range forecast shown in Appendix A.
6
Figure C-10: Timing, EMI, and Metal Migration Market Share 2014
(Source: Gary Smith EDA, November 2015)
Ansys (Apache) Timing10%
OptEM-EMI5%Ansys EMI
62%
Quantic EMC Metal Mig.
20%Applied Simulation
Technology-EMI3%
106.9 119.6 119.0
126.5 129.0 135.5 142.2
149.3 155.0
0.0
20.0
40.0
60.0
80.0
100.0
120.0
140.0
160.0
180.0
2011 2012 2013 2014 2015 2016 2017 2018 2019
(In M
illio
ns o
f Dol
lars
)
(Source: Gary Smith EDA, November 2015)
IC POWERIn the power market, Ansys grew its revenue in IC Power tools in 2014 to $70.7 and controls over 69 percent of this market (see Figure C-11). Cadence ranks number two in this market after its acquisition of Sigrity (see Figure C-12). Increasing device complexity, power dissipation, and chip scaling makes thermal/power analysis critical to chip, package, board and system integrity and reliability. Other companies that will drive growth and new products of power analysis and optimizations include: ARM, Envis, Keysight EEsof, Library Technologies, Mentor Graphics, OEA International, and Silvaco.
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
SIGNAL-INTEGRITY (SI)
The Signal Integrity market maintained fairly strong growth in revenue again in 2014. Worldwide
revenue reached $78.8. Synopsys holds 48% and Cadence has 37% share of the 2014 market (see
Figure C-13). Signal Integrity (SI) addresses two concerns in electrical design – the timing and the
quality of the signal. Does the signal reach its destination when it is supposed to and is it in good
condition when it gets there? The goal of signal integrity analysis is to ensure reliable high-speed
data transmission.
The role of SI analysis is expected to play a critical role in the deep-submicron high-speed chip,
package,PCBandsystemdesignflowtoguaranteereliablesystemoperation.Over16competitors
compete for revenue in this segment. The estimated long-term forecast shown in Figure C-14 could
exceed 6%.
7
70.8 80.3
95.7 101.8 119.0
130.9 143.0
151.0 158.0
0.0
20.0
40.0
60.0
80.0
100.0
120.0
140.0
160.0
180.0
2011 2012 2013 2014 2015 2016 2017 2018 2019
(Source: Gary Smith EDA, November 2015)
(In M
illio
ns o
f Dol
lars
)
Figure C-11: IC Power Analysis Market Share 2014
(Source: Gary Smith EDA, November 2015)
Cadence Design Systems
31%
Ansys69%
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
IC SPICE
IC simulation program with integrated circuit emphasis (SPICE) simulation — SPICE or SPICE-like
simulation typically using a derivative of the Berkeley SPICE transistor-level simulator — transistor-
level simulation. As noted by Texas Instruments, SPICE models have been a mainstay of applications
departments at semiconductor companies for decades. SPICE models provided by EDA companies
were developed for simulation purposes. As markets and technology changed SPICE tools were
distributedinprint,floppyDisk,throughCDsandtheWorldWideWeb.MicrosoftWindowsintroduced
anewelementtoP-SPICE—graphicalinterfacefreeingdesignersfromASCIIfiles.
Simulator Program for Integrated Circuits (SPICE) is a diverse market, split into two main camps
withmultiplecompetitors.Historically,BerkeleySPICEwasthefirstoftheUniversitySimulators
used by IC designers. It split into two camps in the 1980s: P-SPICE used primarily by PCB
designers and H-SPICE used by IC designers. Cadence owns P-SPICE and Synopsys owns H-SPICE.
Synopsys led the IC SPICE market in 2014 with over 68% percent share. Their revenue reached
$65.8 in 2014. There are now over 20 competitors in this market, which is expected to reach $188 by 2019 as shown in Figure C-16. A fairly new competitor to this area is ProPlus Design Solutions.
8
(Source: Gary Smith EDA, November 2015)
63.7 62.2 72.6
78.8 83.0 87.2 91.5 96.1 110.0
0.0
20.0
40.0
60.0
80.0
100.0
120.0
2011 2012 2013 2014 2015 2016 2017 2018 2019
(In M
illio
ns o
f Dol
lars
)
Figure C-13: Signal Integrity Market Share 2014
(Source: Gary Smith EDA, November 2015)
Synopsys48%
Quantic EMC7%
Ansys6%
OptEM Engineering
2%
Cadence Design Systems
37%
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
ProPlus introduced its NanoSpice™ product in 2015. NanoSpice is a next-generation high-capacity, high-performance parallel SPICE simulator for giga-scale circuit simulation. As stated by Dr. Zhihong Liu, executive chairman of ProPlus, this new simulation technology is essential for deep nanometertechnologydesignswhereprocessvariationssignificantlyimpactcircuityieldandperformance. The need for giga-scale simulations is being driven by complex designs and because of the large number of simulations required to design for variation effects. Traditional SPICE simulators lack capacity requirements even with parallelization. FastSPICE simulators that deliver capacity at the cost of accuracy are losing steam as an increasing number of designs require post-layoutverificationthatweakenscircuithierarchy.NanoSPICEissuitedforapplicationssuchas memory, analog/mixed-signal, I/O, custom digital and standard cell design. NanoSpice handles challenging designs, including the characterization of large embedded SRAM blocks, post-layout analysis of analog circuits, sign-off simulation of full-chip power integrated circuit (IC) or wireless
transceiver circuits, and accurate clock tree and critical path analysis.
9
Figure C-15: IC SPICE Market Share 2014
(Source: Gary Smith EDA, November 2015)
Synopsys68%
Applied Simulation Technology
2%ProPlus Design
Solutions2%
Tanner0%
Silvaco28%
120.9
101.8 91.5 96.5
130.0 136.5
165.0 173.3
188.0
0.0
20.0
40.0
60.0
80.0
100.0
120.0
140.0
160.0
180.0
200.0
2011 2012 2013 2014 2015 2016 2017 2018 2019
(In M
illio
ns o
f Dol
lars
)
(Source: Gary Smith EDA, November 2015)
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
PHYSICAL LIBRARIES and TOOLS
This segment of IC CAD/CAM consists of Physical Libraries, Target Compilers and Library Development
tools. As shown in Figure C-17, ARM leads the overall market category with 74% share, followed by
Keysight Technologies with 12% share. The long-range forecast is expected to be strong with CAGR
of 5 percent through 2019, as shown in Figure C-18. Target Compiler and Library Development
segments are small markets as many semiconductor vendors have captured Library Development
tools in-house.
10
Figure C-17: Physical Libraries & Tools Market Share 2014
(Source: Gary Smith EDA, November 2015)
ARM-PL74%
Synopsys-PL9%
Silvaco2%
Ansys2%MicroMagic
1%
Keysight Eesof12%
0.0
50.0
100.0
150.0
200.0
250.0
2011 2012 2013 2014 2015 2016 2017 2018 2019
(In M
illio
ns o
f Dol
lars
)
(Source: Gary Smith EDA, November 2015)
IC CAM
This segment consists of T-CAD, RET (Resolution Enhancement Technology), and DFY (Design for
Yield) products used during manufacturing to optimize the technology necessary to reduce stress and
thermal effects with the materials, structure, and processes. This segment is basically controlled by
Synopsys in T-CAD followed by Mentor Graphics in RET and DFY tools. Total IC CAM is shown in Figure
C-19. A company not listed but active in the T-CAD space is Silvaco. Silvaco formed a collaborative
relationship with Sematech in 2013 to develop new design, modeling and simulation methods for
next generation technologies. The Synopsys T-CAD tools are widely used for development of CMOS,
power, memory, sensor, and analog/RF device designs. This segment is expected to grow over 8.4%
in the forecast period as shown in Figure C-20.
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
11
See Appendix A for more 2015 forecast detail.
$381 $396 $418 $471
$508 $554
$604 $621
$705
$100
$200
$300
$400
$500
$600
$700
$800
2011 2012 2013 2014 2015 2016 2017 2018 2019
(In M
illio
ns o
f Dol
lars
)
(Source: Gary Smith EDA, November 2015)
Figure C-19: IC CAM Market Share 2014
(Source: Gary Smith EDA, November 2015)
Mentor41%
ProPlus Design
2%
Synopsys49%
Silvaco3%Cadence
5%
C O N S U L T I N G I N E L E C T R O N I C D E S I G N
PHONE +1 (408) 985-2929 www.garysmithEDA.com© 2015 Gary Smith EDA. All Rights Reserved. You cannot reprint any material or use any graphics without explicit written permission from Gary Smith EDA.
13
Appendix A: IC CAD/CAM Market Forecast 2015
App Category Sub App (Sub) Sub-App 2013 2014 2015 2016 2017 2018 2019 CAGR (%) 2013-2019
IC CAD 2,133.6 7,799.1 8,559.9 9,524.5 10,111.7 10,461.2 11,452.9 8.0%
IC P&R 954.3 979.5 1,074.8 1,200.0 1,227.2 1,289.0 1,426.0 7.8%
ASIC Layout 715.6 738.1 771.8 850.0 867.0 918.0 1,024.0 6.8%
Custom Layout 238.8 241.3 303.0 350.2 360.2 371.0 402.0 10.7%
PhysicalVerification 651.6 693.8 759.4 819.4 872.7 894.1 945.0 6.4%
DRC 248.9 261.2 268.5 298.0 298.0 289.8 296.0 2.5%
Extraction 119.0 126.5 129.0 135.5 142.2 149.3 155.0 4.2%
Analysis 192.2 209.7 231.9 249.4 267.5 281.7 306.0 7.9%
Timing 2.7 2.9 4.3 4.5 4.7 5.0 6.0 15.7%
Power 95.7 101.8 119.0 130.9 143.0 151.0 158.0 9.2%
Signal-Integrity 72.6 78.8 83.0 87.2 91.5 96.1 110.0 6.9%
EMI 16.0 20.4 20.0 21.0 22.1 23.2 25.0 4.1%
Metal Migration 5.3 5.7 5.6 5.9 6.2 6.5 7.0 4.2%
IC SPICE 91.5 96.5 130.0 136.5 165.0 173.3 188.0 14.3%
Physical Libraries & Tools 109.2 151.4 157.5 166.0 175.1 184.6 193.5 5.0%
Physical Libraries 90.3 129.3 134.0 141.4 149.1 157.3 165.0 5.0%
Target Compiler 3.8 4.1 4.5 4.7 5.0 5.2 5.5 6.2%
Library Development Tools 15.1 18.0 19.0 20.0 20.9 22.0 23.0 5.0%
IC CAM 418.45 470.59 507.84 553.89 604.27 621.00 705.00 8.4%
T-CAD 109.3 117.1 118.3 125.3 132.9 140.0 154.0 5.6%
RET 224.3 259.6 285.6 314.1 345.6 351.0 396.0 8.8%
DFY 84.8 93.9 104.0 114.4 125.8 130.0 155.0 10.5%