• Home

  • Documents

  • Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA
22
Xilinx CPLDs and FPGAs Lecture L1.1

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

  • View
    320

  • Download
    5

Embed Size (px)

Citation preview

Page 1: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Xilinx CPLDs and FPGAs

Lecture L1.1

Page 2: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

CPLDs and FPGAs

• XC9500 CPLD

• Spartan II FPGA

• Virtex FPGA

Page 3: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

XC9500 CPLDs

• 5 volt in-system programmable (ISP) CPLDs

• 5 ns pin-to-pin• 36 to 288

macrocells (6400 gates)

• Industry’s best pin-locking architecture

• 10,000 program/erase cycles

• Complete IEEE 1149.1 JTAG capability

FunctionBlock 1

JTAGController

FunctionBlock 2

I/O

FunctionBlock 4

3

Global Tri-

States 2 or 4

FunctionBlock 3

I/O

In-SystemProgramming Controller

FastCONNECTSwitch Matrix

JTAG Port

3

I/O

I/O

Global Set/Reset

Global Clocks

I/OBlocks

1

Page 4: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

XC9500 Function Block

ToFastCONNECT

FromFastCONNECT

2 or 43 GlobalTri-State

GlobalClocks

I/O

I/O

36

Product-Term

Allocator

Macrocell 1

ANDArray

Macrocell 18

Each function block is like a 36V18 !

Page 5: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

XC9500 Product Family

9536

Macrocells

Usable Gates

tPD (ns)

Registers

Max I/O

36 72 108 144 216

800 1600 2400 3200 4800

5 7.5 7.5 7.5 10

36 72 108 144 216

34 72 108 133 166

Packages VQ44PC44 PC44

PC84TQ100PQ100

PC84TQ100PQ100PQ160

PQ100PQ160

288

6400

10

288

192

HQ208BG352

PQ160HQ208BG352

9572 95108 95144 95216 95288

Page 6: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Xilinx 95108

• 6 function blocks– Each contains 18 macro cells– Each macro cell behaves like a GAL32V18

• AND-OR array for sum-of-products

• 32 inputs and 18 outputs

Page 7: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Architecture of the Xilinx XC95108 CPLD

Page 8: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Each Xilinx 95108 macrocell contains a D flip-flop

Controlled inverter

Page 9: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Each Xilinx 95108 macrocell contains a D flip-flop

Note asynchronouspreset

x

Note asynchronousreset

y

z

Page 10: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

CPLDs and FPGAs

• XC9500 CPLD

• Spartan II FPGA

• Virtex FPGA

Page 11: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Block diagram of Xilinx Spartan IIE FPGA

Page 12: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Each Spartan IIE CLB contains two of these CLB slices

Page 13: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Xilinx Spartan-II FPGAs

Page 14: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Block RAM

Page 15: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA
Page 16: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Delay-Locked Loop

Page 17: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Phase-Locked Loop

Page 18: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

CPLDs and FPGAs

• XC9500 CPLD

• Spartan II FPGA

• Virtex FPGA

Page 19: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Virtex FPGAs

For info on Virtex 1000 boards, seehttp://www.zarx.info/

Page 20: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Virtex-II FPGAs

Page 21: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Virtex-II Pro FPGAs

Page 22: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Evolving Requirements for the Use of Logic Devices …...(PLDs), complex programmable logic devices (CPLDs), field programmable gate arrays (FPGAs), application specific integrated

Evolving Requirements for the Use of Logic Devices …...(PLDs), complex programmable logic devices (CPLDs), field programmable gate arrays (FPGAs), application specific integrated

Documents
Digital Design: Principles and Practices Chapter 9 Memory, CPLDs, and FPGAs

Digital Design: Principles and Practices Chapter 9 Memory, CPLDs, and FPGAs

Documents
FPGAs & Multi-FPGA Systems

FPGAs & Multi-FPGA Systems

Documents
ECE 465 Introduction to CPLDs and FPGAs - Electrical and

ECE 465 Introduction to CPLDs and FPGAs - Electrical and

Documents
7 Series FPGAs Overview (DS180)7 Series FPGAs Overview DS180 (v1.17) May 27, 2015 Product Specification 4 Virtex-7 FPGA Feature Summary Table 6:Virtex-7 FPGA Feature Summary Device(1)

7 Series FPGAs Overview (DS180)7 Series FPGAs Overview DS180 (v1.17) May 27, 2015 Product Specification 4 Virtex-7 FPGA Feature Summary Table 6:Virtex-7 FPGA Feature Summary Device(1)

Documents
Logical Representation of FPGAs and FPGA Circuits within

Logical Representation of FPGAs and FPGA Circuits within

Documents
Programming and roadmap for Xilinx FPGAs · Programming and roadmap for Xilinx FPGAs Kees Vissers Xilinx. Contents Processors and FPGAs BDTI The Video Starter Kit ... Xilinx FPGA

Programming and roadmap for Xilinx FPGAs · Programming and roadmap for Xilinx FPGAs Kees Vissers Xilinx. Contents Processors and FPGAs BDTI The Video Starter Kit ... Xilinx FPGA

Documents
FPGA 2011 Pre-Conference Workshop: The Role of FPGAs in a ...jayar/fpga11/RoseLemieux_Intro_FPGA11.pdf · FPGA 2011 Pre-Conference Workshop: The Role of FPGAs in a Converged Future

FPGA 2011 Pre-Conference Workshop: The Role of FPGAs in a ...jayar/fpga11/RoseLemieux_Intro_FPGA11.pdf · FPGA 2011 Pre-Conference Workshop: The Role of FPGAs in a Converged Future

Documents
Introduction to CPLD and FPGA Design ESC-306, ESC-326 · 2006. 8. 24. · Programmable Gate Array. As can be seen in Figure 4, CPLDs and FPGAs bridge the gap between PALs and Gate

Introduction to CPLD and FPGA Design ESC-306, ESC-326 · 2006. 8. 24. · Programmable Gate Array. As can be seen in Figure 4, CPLDs and FPGAs bridge the gap between PALs and Gate

Documents
subject: VLSI DESIGN - MREC Academicsmrecacademics.com/DepartmentStudyMaterials/20201221... · VLSI Design styles: Full-custom, Standard Cells, Gate-arrays, FPGAs, CPLDs and Design

subject: VLSI DESIGN - MREC Academicsmrecacademics.com/DepartmentStudyMaterials/20201221... · VLSI Design styles: Full-custom, Standard Cells, Gate-arrays, FPGAs, CPLDs and Design

Documents
CPLDs and FPGAs - Devi Ahilya Vishwavidyalaya€¦ · Characteristics Describing CPLD or FPGA ... • Row based architecture with single ... • LUT in an FPGA — 2 m × 1 bit memory

CPLDs and FPGAs - Devi Ahilya Vishwavidyalaya€¦ · Characteristics Describing CPLD or FPGA ... • Row based architecture with single ... • LUT in an FPGA — 2 m × 1 bit memory

Documents
An overview of FPGAs and FPGA programming; Initial ...€¦ · An overview of FPGAs and FPGA programming; Initial experiences at Daresbury ... on FPGAs and FPGA programming this report

An overview of FPGAs and FPGA programming; Initial ...€¦ · An overview of FPGAs and FPGA programming; Initial experiences at Daresbury ... on FPGAs and FPGA programming this report

Documents
EE365 Adv. Digital Circuit Design Clarkson University Lecture #14 CPLDs & FPGAs

EE365 Adv. Digital Circuit Design Clarkson University Lecture #14 CPLDs & FPGAs

Documents
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features

Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features

Documents
256 Low-Cost FPGAs - Altera · Low-Cost FPGAs Subscribe Send Feedback AN-754 ... FPGA Receiving Interface and FPGA Transmitting Interface ... HS-RX and LP-RX Modes Simulation

256 Low-Cost FPGAs - Altera · Low-Cost FPGAs Subscribe Send Feedback AN-754 ... FPGA Receiving Interface and FPGA Transmitting Interface ... HS-RX and LP-RX Modes Simulation

Documents
CAFFEINATED FPGAS: FPGA F TRAINING AND INFERENCE OF ......Abstract Caffeinated FPGAs: FPGA Framework for Training and Inference of Convolutional Neural Networks With Reduced Precision

CAFFEINATED FPGAS: FPGA F TRAINING AND INFERENCE OF ......Abstract Caffeinated FPGAs: FPGA Framework for Training and Inference of Convolutional Neural Networks With Reduced Precision

Documents
How Does FPGA Work Virtex 5 Power Consumption in FPGAs

How Does FPGA Work Virtex 5 Power Consumption in FPGAs

Documents
Graduate course on FPGA design - ISY, Computer … ·  · 2010-02-15Outline Course introduction FPGAs FPGA use cases History of FPGAs and programmable logic The Xilinx CAD ow What

Graduate course on FPGA design - ISY, Computer … ·  · 2010-02-15Outline Course introduction FPGAs FPGA use cases History of FPGAs and programmable logic The Xilinx CAD ow What

Documents
4559850 Architecture of FPGAs and CPLDs a Tutorial

4559850 Architecture of FPGAs and CPLDs a Tutorial

Documents
Getting Started with Reconfigurable Logic (CPLDs and FPGAs)ahossam/2004/cpld/manual.pdf · 2003-11-29 · Getting Started with Reconfigurable Logic (CPLDs and FPGAs) What is CPLD

Getting Started with Reconfigurable Logic (CPLDs and FPGAs)ahossam/2004/cpld/manual.pdf · 2003-11-29 · Getting Started with Reconfigurable Logic (CPLDs and FPGAs) What is CPLD

Documents
An overview of FPGAs and FPGA programming; Initial

An overview of FPGAs and FPGA programming; Initial

Documents
Power Management Reference Guide for Altera FPGAs and CPLDs · Field Programmable Gate Arrays (FPGA) and Complex Programmable Logic Devices (CPLD) Power Management Reference Guide

Power Management Reference Guide for Altera FPGAs and CPLDs · Field Programmable Gate Arrays (FPGA) and Complex Programmable Logic Devices (CPLD) Power Management Reference Guide

Documents
FPGA - UNAM€¦ · FPGA - NÚCLEOS Los FPGAs son esencialmente como tablillas (protoboards) en blanco que el usuario final puede programar para cualquier diseño lógico. Hay FPGAs

FPGA - UNAM€¦ · FPGA - NÚCLEOS Los FPGAs son esencialmente como tablillas (protoboards) en blanco que el usuario final puede programar para cualquier diseño lógico. Hay FPGAs

Documents
Metropolitan Road Traffic Simulation on FPGAs · Metropolitan Road Traffic Simulation on FPGAs ... • Extend the use of FPGAs to control dominated computation. ... FPGA, traffic,

Metropolitan Road Traffic Simulation on FPGAs · Metropolitan Road Traffic Simulation on FPGAs ... • Extend the use of FPGAs to control dominated computation. ... FPGA, traffic,

Documents
Xilinx CPLDs and FPGAs

Xilinx CPLDs and FPGAs

Documents
Architecture of FPGAs and CPLDs

Architecture of FPGAs and CPLDs

Documents
From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

Documents
Integrating FPGAs in High Performance Computingcpress/ref/XtremeData... · Integrating FPGAs in High Performance Computing A System, Architecture, and Implementation Perspective FPGA

Integrating FPGAs in High Performance Computingcpress/ref/XtremeData... · Integrating FPGAs in High Performance Computing A System, Architecture, and Implementation Perspective FPGA

Documents
How FPGAs Have Evolved to Address Compute Acceleration and ... · FPGA Evolution: From FPGA to SoC to ACAP >> 5 First FPGA Introduced First Virtex FPGA Virtex-2 Pro First 3D FPGA

How FPGAs Have Evolved to Address Compute Acceleration and ... · FPGA Evolution: From FPGA to SoC to ACAP >> 5 First FPGA Introduced First Virtex FPGA Virtex-2 Pro First 3D FPGA

Documents
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA

Documents