7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

1/26

TMA 1271

INTRODUCTION TO MACHINE

ARCHITECTURE

Week 1 and Week 2 (Lecture 1 of 4)

Course Introduction and Overview

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

2/26

TEXT BOOK

William Stallings, Computer Organization and

Architecture: Designing for Performance,

8/E, Prentice Hall, 2010.

(ISBN-10: 0135064171, ISBN-13: 9780135064177)(For Lecture sessions)

2

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

3/26

REFERENCE BOOKS

Ramesh S.Gaonkar, "Microprocessor Architecture,

Programming, and Applications with the 8085",

5th Edition, Prentice Hall, 2002

(ISBN-10: 0130195707/ISBN-13:9780130195708)(For Tutorial/Lab Sessions)

M.Morris Mano, Computer System Architecture,

3rd

Edition, Prentice Hall, 1993.(ISBN-10: 0131755633/ISBN-13:9780131755635)

(For Lecture sessions)

3

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

4/26

4

GRADING

COURSEWORK (40%)Mid-Term Test (20%)

- (2 out of 3 Questions2*10=20 marks)

- Date: 19-07-2012 (Thursday) Time: 8.30 p.m. to 9.30 p.m. (1 hour)

- Portions: Introduction (Introduction, Computer Evolution and

Performance, System Buses and PCI),CPU Structure and Function and Control Unit ,

Computer ArithmeticInteger and Floating Point

Microprocessor Lab (20%)- 6 Programming Exercises (Week 6 to Week 11)6*2 = 12%

- Lab Test (Week 12/Week 13)8%

FINAL EXAM (60%)- Complete syllabus including microprocessors

- 5 out of 7 Questions ( 5 *12 = 60 marks)

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

5/26

5

PRELIMINARY COURSE PLAN

TUTORIAL Lecture sessions (Week 1 to 5)8085 Microprocessor and interfacing

- Architecture (Week 1)

(programmable and nonprogrammable registers)

- Various signals in 8085 MP (Week 1)(pinout, demultiplexing add/data bus, generating control signals)

- Addressing modes of 8085 (Week 2)

(Reg.,Direct,Reg.indirect,indirect,implicit)

- Instruction Set of 8085 (Week 3 and Week 4)

(Data Transfer,Arithmetic,Logical,Branch,Machine Control)- Interfacing (8255 PPI with 8085 microprocessor) (Week 5)

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

6/26

6

PRELIMINARY COURSE PLAN (6)

LAB SESSIONS ( Week 6 to Week 11 )

- Experiments using 8085 microprocessor kit

- Programming Exercises I to VI

- Lab group can be formed with the max. of 2 students

( For each programming exercise

Results and Experimentation = 10 marks ,

Report = 10 marks

Total = 20/10 = 2%)

Lab Test (Week 12Batch A, Week 13Batch B)

Lab Test should be taken by a student individually

( For Lab Test, Flowchart20 marks, Program40 marks,

Result20 marks,

Total = 80 marks/10 = 8%)

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

7/26

7

RELATED COURSES

TCE1111

DigitalSystems

Comp.Arch.

Parallel

How to build itImplementation details

Why, Analysis,Evaluation

Parallel Architectures,Languages, Systems

Strong

Prerequisite

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

8/26

8

TOPIC COVERAGE IN THIS LECTURE

What is a Computer/Computer System? Computer Architecture-Definition-Different Views

Computer Architecture and Organization - Diff.

Basic Structure and operations of computer

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

9/26

9

WHAT IS A COMPUTER ?

A computer is a data processing machine whichoperates automatically under the control of a list ofinstructions (called a program) stored in its mainmemory.

CENTRAL PROCESSING UNIT

(CPU)MAIN MEMORY

COMPUTER

control

data

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

10/26

10

WHAT IS A COMPUTER SYSTEM?

A computer system consists usually of a computer andits peripherals.

Computer peripherals include input devices, outputdevices, and secondary memories.

INPUT

DEVICE COMPUTER

OUTPUT

DEVICE

SECONDARY

MEMORY

COMPUTER SYSTEM

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

11/26

11

Difference Between

Architecture & Organization

Architecture is those attributes visible to theprogrammer - direct impact on the execution

Instruction set, number of bits used for data representation,

I/O mechanisms, addressing techniques.

eg. Multiply instruction

Organization is how architectural features are

implemented - operational units and their

interconnections Control signals, interfaces, memory technology.

e.g. Is there a hardware multiply unit or is it done by

repeated addition?

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

12/26

12

All Intel x86 family share the same basic architecture

The IBM System/370 family share the same basic

architecture

This gives code compatibilityAt least backwards

Organisation differs between different versions

Difference Between

Architecture & Organization

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

13/26

13

Structure & Function

Structure is the way in which components relate toeach other

Function is the operation of individual components aspart of the structure

Description of computer or any complex system.

- Top Down Approach is clearest and most effective

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

14/26

14

Function

Basic computer functionsData processing - broad range of processing

requirements

Data storage - short term and long term functions

Data movement - I/O process / Data

communication

Control - resource management, orchestrates the

performance of functional parts response to

instructions

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

15/26

15

Functional view

Functional view of a computer

Data

Movement

Apparatus

ControlMechanism

Data

Storage

Facility

Data

Processing

Facility

Operating

environment

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

16/26

16

Computer Operations (1)..

Data movement device e.g. keyboard to screen

Data

Movement

Apparatus

ControlMechanism

Data

Storage

Facility

Data

Processing

Facility

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

17/26

17

Operations (2) ..

Storage device e.g. Internet download to disk

Data

Movement

Apparatus

ControlMechanism

Data

Storage

Facility

Data

Processing

Facility

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

18/26

18

Operation (3)..

Processing from/to storage e.g. updating bank statement

Data

Movement

Apparatus

ControlMechanism

Data

Storage

Facility

Data

Processing

Facility

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

19/26

19

Operation (4)

Processing from storage to I/O e.g. printing a bank statement

Data

Movement

Apparatus

ControlMechanism

Data

Storage

Facility

Data

Processing

Facility

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

20/26

20

Computer

storage

processing

MainMemory

Input

Output

Systems

Interconnection

Peripherals

Communication

lines

CentralProcessing

Unit

Computer

STRUCTURE - Top Level (1)

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

21/26

21

STRUCTURE - The CPU (2) ...

Computer Arithmeticand

Logic Unit

Control

Unit

Internal CPU

Interconnection

Registers

CPU

I/O

Memory

System

Bus

CPU

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

22/26

22

STRUCTURE - Control Unit (3)

CPU

Control

Memory

Control Unit

Registers and

Decoders

Sequencing

Logic

Control

Unit

ALU

Registers

Internal

Bus

Control Unit

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

23/26

23

Internet Resources Web site for Textbook

http://williamstallings.com/ComputerOrganization/COA8e-student/index.html

Online Chapters

Online appendices

Practice Problems with solutions

Links to sites for student resources

Interactive animations

Useful websites for each chapter in the book

http://williamstallings.com/ComputerOrganization/COA8e-student/index.htmlhttp://williamstallings.com/ComputerOrganization/COA8e-student/index.htmlhttp://williamstallings.com/ComputerOrganization/COA8e-student/index.htmlhttp://williamstallings.com/ComputerOrganization/COA8e-student/index.htmlhttp://williamstallings.com/ComputerOrganization/COA8e-student/index.html

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

24/26

24

WWW Computer Architecture Home Pagehttp://arch-www.cs.wisc.edu/home

CPU Info Center

http://bwrc.eecs.berkeley.edu/CIC/

ACM Special Interest Group on Computer Architecture

http://www.sigarch.org/

IEEE Technical Committee on Computer Architecture

http://tab.computer.org/tcca/

Intel Technology Journal

http://developer.intel.com/technology/itj/index.htm

Manufacturers sites

Intel, IBM

Internet Resources-- Web sites to look for

http://arch-www.cs.wisc.edu/homehttp://bwrc.eecs.berkeley.edu/CIC/http://www.sigarch.org/http://tab.computer.org/tcca/http://developer.intel.com/technology/itj/index.htmhttp://developer.intel.com/technology/itj/index.htmhttp://tab.computer.org/tcca/http://www.sigarch.org/http://bwrc.eecs.berkeley.edu/CIC/http://arch-www.cs.wisc.edu/homehttp://arch-www.cs.wisc.edu/homehttp://arch-www.cs.wisc.edu/home

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

25/26

25

Internet Resources

- Usenet News Groups

comp.arch comp.arch.arithmetic

comp.arch.storage

7/30/2019 Week 1 and Week 2 - Lecture 1 of 4v1

26/26

26

References

Slides adopted from the book

William Stallings, Computer Organization and

Architecture: Designing for Performance,

8/E, Prentice Hall, 2010.(ISBN-10: 0135064171, ISBN-13: 9780135064177)