Upload irfan-ahmad-pindoo
View 218
Download 0
Embed Size (px) 344 x 292 429 x 357 514 x 422 599 x 487
Citation preview
8/17/2019 Sub Threshold
1/3
2/3
3/3
MS_Thesis_-_A Sub-threshold Cell Library and Methodology
A Sub Threshold Source Coupled Logic Based Design of Low Power CMOS Analog Multiplexer
Analyzing Static Noise Margin for Sub-threshold SRAM in 65nm … · 2011. 9. 27. · Analyzing Static Noise Margin for Sub-threshold SRAM in 65nm CMOS Benton H. Calhoun and Anantha
Alignment Studies for Tungsten Near L3 Sub-Shell Threshold Via Theoretical, Experimental and Empiric
Developing a Standard Cell Library for Sub- … a Standard Cell Library for Sub-threshold Source ... handle the circuits with differential input ... 5 Sub-threshold Source Coupled
On Clock Network Design for Sub-threshold Circuitry
Sub-threshold Sense Amplifier (SA) Compensation Using Auto-zeroing Circuitry
Arithmetic and Logic Circuits Using Sub-Threshold Pass-Transistor Logic For Ultra-Low Energy Applications
Low-Power Deep Sub-Micron CMOS Logic: Sub-threshold Current Reduction
A Programmable Multi-Channel Sub-Threshold FIR Filter for a Body Sensor Node
Jia Yao and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University Auburn, AL 36830, USA Dual-Threshold Design of Sub-Threshold
A 32 Kb 10T Sub-threshold Sram Array With Bit-Interleaving and Di
Design and Impementation of a Sub-threshold BFSK Transmitter
IMPLEMENTATION OF SUBTHRESHOLD ADIABATIC ...adiabatic logic in sub threshold regime are discussed in depth. To demonstrate the workability of the adiabatic logic circuits in sub threshold
An Energy-Efficient Near/Sub-Threshold FPGA …...R obust L ow P ower VLSI An Energy-Efficient Near/Sub-Threshold FPGA Interconnect Architecture Using Dynamic Voltage Scaling and Power-Gating
An 8T Sub Threshold SRAM Cell Utilizing Reverse Short Channel
Sub-Threshold Design: The Challenges of Minimizing Circuit
Ultra Low Power, Sub threshold Design From Watch
Low Power via Sub-Threshold Circuits Mike Pridgen
A Comparison Between Sub-threshold and Adiabatic Power Saving Techniques
Ultra Low Power 2-tier 3D Stacked Sub-threshold H.264 ... · Ultra Low Power 2-tier 3D Stacked Sub-threshold H.264 Intra Frame Encoder Sandeep Kumar Samal1, Kiyoung Kim2, Youngchan
Analysis of Sub-threshold Conduction in MOSFETs
impact of interface states on sub-threshold response
65NM SUB-THRESHOLD 11T-SRAM FOR ULTRA LOW VOLTAGE …online.sfsu.edu/mahmoodi/papers/paper_C49.pdf · 65NM SUB-THRESHOLD 11T-SRAM FOR ULTRA LOW VOLTAGE APPLICATIONS Farshad Moradi1,
Ultra-Dynamic Voltage Scaling Using Sub-threshold
Low Power Cmos Sub-threshold Circuits Presentation
Dual-Threshold Voltage Design of Sub-threshold Circuits Jia Yao Dept. of ECE, Auburn University Doctoral Final Examination Dissertation Committee: Dr
Exploring CMOS logic families in sub-threshold region for ultra low power applications
Understanding sub-threshold source coupled logic …liu.diva-portal.org/smash/get/diva2:427041/FULLTEXT01.pdfUnderstanding sub-threshold source coupled logic for ultra-low power application
Sub-threshold CMOS Spiking Neuron Circuit Design …Sub-threshold CMOS Spiking Neuron Circuit Design for Navigation Inspired by C. elegans Chemotaxis Shibani Santurkar and Bipin Rajendran
