24
SoC Clock SoC Clock Synchronizers Synchronizers Project Project Elihai Elihai Maicas Maicas Harel Harel Mechlovitz Mechlovitz Characterization Presentation

SoC Clock Synchronizers Project

  • Upload
    nikita

  • View
    31

  • Download
    0

Tags:

Embed Size (px)

DESCRIPTION

SoC Clock Synchronizers Project. Characterization Presentation. Elihai Maicas Harel Mechlovitz. Presentation Agenda:. The synchronization problem Project motivation Synchronization classifications Various solutions Our goals Timeline. The synchnization problem. - PowerPoint PPT Presentation

Citation preview

Page 1: SoC Clock Synchronizers Project

SoC Clock SoC Clock Synchronizers Synchronizers

Project Project

Elihai MaicasElihai Maicas

Harel Harel MechlovitzMechlovitz

Characterization Presentation

Page 2: SoC Clock Synchronizers Project

Presentation Agenda:Presentation Agenda: The synchronization problemThe synchronization problem Project motivationProject motivation Synchronization classificationsSynchronization classifications Various solutionsVarious solutions Our goalsOur goals TimelineTimeline

Page 3: SoC Clock Synchronizers Project

The synchnization The synchnization problemproblem

Large chips have multiple clock domains Large chips have multiple clock domains because:because: Chip interfaces with several unrelated blocksChip interfaces with several unrelated blocks Chip has inner IPs that require different Chip has inner IPs that require different

frequency frequency Chip size is growing, what makes it hard to Chip size is growing, what makes it hard to

design one LARGE single clockdesign one LARGE single clock And more…And more…

Page 4: SoC Clock Synchronizers Project

The synchnization The synchnization problemproblem

Example: A communication HubExample: A communication Hub

Page 5: SoC Clock Synchronizers Project

The synchnization The synchnization problemproblem

When spreading out the problem, it comes to When spreading out the problem, it comes to transfer data from transmitter to receiver:transfer data from transmitter to receiver:

Given that ckA and ckB are not from the same Given that ckA and ckB are not from the same clock domain, there is a probability that the clock domain, there is a probability that the receiver won’t sample the data correctlyreceiver won’t sample the data correctly MetastabilityMetastability ts/th issuests/th issues Duplicate / dropped samplesDuplicate / dropped samples

Page 6: SoC Clock Synchronizers Project

The synchnization The synchnization problemproblem

What is the probability of this unfortunate situation to occur ?

In general, the probability of synchronization failure can be calculated as follows:P(failure) = P(enter metastable state) · P(still in metastable state after tw)

Page 7: SoC Clock Synchronizers Project

The synchnization The synchnization problemproblem

Flip-flop can enter a metastable state, when its data input D changes the state during the aperture time or sampling window of the flip-flop

Probability of an input transition to occur during the sampling window is computed by dividing the apeture time ta by the clock period tcy

aE a Clk

cy

tP t f

t

Page 8: SoC Clock Synchronizers Project

Project motivationProject motivation Sync problems become more and more Sync problems become more and more

frequent in the industryfrequent in the industry Common knowledge is quite insufficientCommon knowledge is quite insufficient Solutions are not well categorizedSolutions are not well categorized Too little do we know about the various Too little do we know about the various

solutions solutions Common synchronization mistakesCommon synchronization mistakes Some of the solutions were never looked Some of the solutions were never looked

at closely for proper correctness at closely for proper correctness checkingchecking

Page 9: SoC Clock Synchronizers Project

Synchronization Synchronization classificationclassification

We can classify different synchronization We can classify different synchronization problems to number of groups:problems to number of groups:

Page 10: SoC Clock Synchronizers Project

Synchronization Synchronization classificationsclassifications

MesochronousMesochronous

Phase difference stays constantPhase difference stays constant We could have a problem if clkB came too We could have a problem if clkB came too

fast after clkA (not allowing proper ts), or fast after clkA (not allowing proper ts), or too slow (not allowing th) too slow (not allowing th)

Page 11: SoC Clock Synchronizers Project

Synchronization Synchronization classificationsclassifications

PlesiochronousPlesiochronous

Phase difference driftsPhase difference drifts ∆∆f< f< εε OtherOther

Every few cycles we might have a sync problem Every few cycles we might have a sync problem needs to be solvedneeds to be solved

Page 12: SoC Clock Synchronizers Project

Synchronization Synchronization classificationsclassifications

PeriodicPeriodic

Events are periodic, therefore enables Events are periodic, therefore enables predictionprediction

The sychronizer can detect a conflict The sychronizer can detect a conflict enough time a head for the resualt to be enough time a head for the resualt to be ready on timeready on time

Page 13: SoC Clock Synchronizers Project

Synchronization Synchronization classificationsclassifications

AsynchronousAsynchronous Communication between two asynchronic blocksCommunication between two asynchronic blocks Sampling asynchronic signals (real-world input Sampling asynchronic signals (real-world input

devices) for a synchronized blockdevices) for a synchronized block Synchronization is required when the Synchronization is required when the

outputs or output events depend on the outputs or output events depend on the order in which input events are receivedorder in which input events are received

Asynchronous design is sometimes selected Asynchronous design is sometimes selected for eliminating the need for synchronizationfor eliminating the need for synchronization

Page 14: SoC Clock Synchronizers Project

Various solutionsVarious solutions

General solutionGeneral solution

The Two-FF synchronizer AKA Brute-Force The Two-FF synchronizer AKA Brute-Force synchronizersynchronizer

The first flop samples signal AThe first flop samples signal A AW has a high probability of being in a metastable AW has a high probability of being in a metastable

statestate The second flop samples AW after a large waiting The second flop samples AW after a large waiting

time allowing the metastable state to decaytime allowing the metastable state to decay

Page 15: SoC Clock Synchronizers Project

Various solutionsVarious solutions

Mesochronous solutionMesochronous solution

By delaying the clock with the actual phase By delaying the clock with the actual phase difference, one of the registers will sample difference, one of the registers will sample correctly correctly

Page 16: SoC Clock Synchronizers Project

Various solutionsVarious solutions

Plesiochronous solutionPlesiochronous solution

Using FIFO synchronizer, Using FIFO synchronizer, we can keep all timingwe can keep all timing needed for right sample needed for right sample

Page 17: SoC Clock Synchronizers Project

Various solutionsVarious solutions

Periodic solutionPeriodic solution

Using prediction for shorter latencyUsing prediction for shorter latency Result (unsafe signal) is ready by the time input Result (unsafe signal) is ready by the time input

arrivesarrives

Page 18: SoC Clock Synchronizers Project

Various solutionsVarious solutions

Asynchronous solutionAsynchronous solution

Both clocks are aperiodicBoth clocks are aperiodic AdvantagesAdvantages

Lower probability of synchronization failureLower probability of synchronization failure Inherent flow-controlInherent flow-control

Page 19: SoC Clock Synchronizers Project

Our goalsOur goals Our main goal is to compare between various Our main goal is to compare between various

synchronization methods, with the following synchronization methods, with the following criteria:criteria: LatencyLatency AreaArea PowerPower SimplicitySimplicity Plug-n-playPlug-n-play

Categorize the various solutions and give certain Categorize the various solutions and give certain parameters for the choosing process of a parameters for the choosing process of a synchronizersynchronizer

Page 20: SoC Clock Synchronizers Project

Our goalsOur goals In addition, we will check correctness of above In addition, we will check correctness of above

circuits with the following circuit:circuits with the following circuit:

Page 21: SoC Clock Synchronizers Project

TimelineTimeline

Page 22: SoC Clock Synchronizers Project

TimelineTimeline

Page 23: SoC Clock Synchronizers Project

TimelineTimeline

Page 24: SoC Clock Synchronizers Project

Q & AQ & A


SOC Testing - University of Cincinnatiwjone/soc.pdf · SOC testing.26 SOC Testable Design Flow ... Verification SOC Testable Design Rules. SOC testing.27 Conclusions! SOC testing

SOC Testing - University of Cincinnatiwjone/soc.pdf · SOC testing.26 SOC Testable Design Flow ... Verification SOC Testable Design Rules. SOC testing.27 Conclusions! SOC testing

Documents
Exhaustively Verify SEU Mitigation Techniques …...CDC Reconvergence Synchronizers can only resolve unpredictable values — Synchronizers cannot resolve unpredictable delays Timing

Exhaustively Verify SEU Mitigation Techniques …...CDC Reconvergence Synchronizers can only resolve unpredictable values — Synchronizers cannot resolve unpredictable delays Timing

Documents
SoC Design - Electronic Systemsgyvez/Gyvez/Teaching_files/SoCDesign.pdfSoC Design • Synthesis • DFT Insertion • Floorplanning • Power Planning • Clock ... SoC Encounter Block

SoC Design - Electronic Systemsgyvez/Gyvez/Teaching_files/SoCDesign.pdfSoC Design • Synthesis • DFT Insertion • Floorplanning • Power Planning • Clock ... SoC Encounter Block

Documents
1 EE365 Synchronous Design Methodology Asynchronous Inputs Synchronizers and Metastability

1 EE365 Synchronous Design Methodology Asynchronous Inputs Synchronizers and Metastability

Documents
 · 0016/soc/soc/11-12 krushna chandra sahoo 16 0005/soc/soc/11-12 lipsa nanda 17 0007/soc/soc/11-12 truptimayee behera 18 0045/soc ... 0064/soc/soc/11-12 dayanidhi deep 27 sc 0009/soc/soc/11-12

 · 0016/soc/soc/11-12 krushna chandra sahoo 16 0005/soc/soc/11-12 lipsa nanda 17 0007/soc/soc/11-12 truptimayee behera 18 0045/soc ... 0064/soc/soc/11-12 dayanidhi deep 27 sc 0009/soc/soc/11-12

Documents
Basics in Synchronizers - Hoerbiger

Basics in Synchronizers - Hoerbiger

Documents
Synchronizers And Data Flip- Flops are Different

Synchronizers And Data Flip- Flops are Different

Documents
SoC Clock Synchronizers Project

SoC Clock Synchronizers Project

Documents
SOC Peripheral Components & SOC Tools

SOC Peripheral Components & SOC Tools

Engineering
santantimo.etrasparenza.it · 19) soc. 20) soc. 21) soc. 22) soc. 23) soc. 24) soc. 25) soc. 26) soc. 27) soc. 28) soc. 29) soc. 30) soc. GI.TA.SI. SRL; STP SRL, DE CHIARA COSTRUZIONI

santantimo.etrasparenza.it · 19) soc. 20) soc. 21) soc. 22) soc. 23) soc. 24) soc. 25) soc. 26) soc. 27) soc. 28) soc. 29) soc. 30) soc. GI.TA.SI. SRL; STP SRL, DE CHIARA COSTRUZIONI

Documents
Clock Distribution and Balancing Methodology For …ewh.ieee.org/soc/cas/dallas/documents/clock_balance_ieee_seminar04… · Classical clock tree synthesis methods Classical clock

Clock Distribution and Balancing Methodology For …ewh.ieee.org/soc/cas/dallas/documents/clock_balance_ieee_seminar04… · Classical clock tree synthesis methods Classical clock

Documents
Java synchronizers

Java synchronizers

Documents
Libero SoC v12.3 and latercoredocs.s3.amazonaws.com/Libero/12_4_0/Tool/smarttime...are clock constraints and generated clock constraints. • Exceptions – Constraints on certain

Libero SoC v12.3 and latercoredocs.s3.amazonaws.com/Libero/12_4_0/Tool/smarttime...are clock constraints and generated clock constraints. • Exceptions – Constraints on certain

Documents
Clock Generators for SOC Processors

Clock Generators for SOC Processors

Documents
2013_ Basics of Synchronizers

2013_ Basics of Synchronizers

Documents
Telecommunication Electronics - · PDF fileTelecommunication Electronics B7 ... – Synchronizers and clock/data recovery sect. 3.7.3 ... – Always a transition in the middle of Tbit

Telecommunication Electronics - · PDF fileTelecommunication Electronics B7 ... – Synchronizers and clock/data recovery sect. 3.7.3 ... – Always a transition in the middle of Tbit

Documents
MT2502A SOC Processor Technical Brief · MT2502A SOC Processor Technical Brief . SIM controller, real-time clock, PWM, serial LCD controller and general-purpose programmable I/Os

MT2502A SOC Processor Technical Brief · MT2502A SOC Processor Technical Brief . SIM controller, real-time clock, PWM, serial LCD controller and general-purpose programmable I/Os

Documents
Formal Verification of Synchronizers in Multi-Clock Domain

Formal Verification of Synchronizers in Multi-Clock Domain

Documents
Metastability and Synchronizers: A Tutorial - Technionwebee.technion.ac.il/~ran/papers/Metastability-and-Synchronizers... · Metastability and Synchronizers: A Tutorial ... distribution

Metastability and Synchronizers: A Tutorial - Technionwebee.technion.ac.il/~ran/papers/Metastability-and-Synchronizers... · Metastability and Synchronizers: A Tutorial ... distribution

Documents
Phaser And StampedLock Concurrency Synchronizers · Phaser and StampedLock Concurrency Synchronizers d CountDownLatch A latch is a synchronizer that blocks until it reaches its terminal

Phaser And StampedLock Concurrency Synchronizers · Phaser and StampedLock Concurrency Synchronizers d CountDownLatch A latch is a synchronizer that blocks until it reaches its terminal

Documents
Sementes Soc Soc

Sementes Soc Soc

Documents
Trump Voters and Criminal Justice Reform Table 1-1 ......CLIN- TON/ SOME- SOC SOC SOC SOC SOC SOC SOC SOC SOC SUB TOTAL TRUMP TON OTHER TRUMP OTHER YES WHAT CONS MOD LIB CONS MOD LIB

Trump Voters and Criminal Justice Reform Table 1-1 ......CLIN- TON/ SOME- SOC SOC SOC SOC SOC SOC SOC SOC SOC SUB TOTAL TRUMP TON OTHER TRUMP OTHER YES WHAT CONS MOD LIB CONS MOD LIB

Documents
7. Verifying Clock Domain Crossingjaa/verification/lectures/7-2.pdf · (CDC) into synchronizers { this eliminates combinational glitches Source: Yu, \Clock Domain Crossing Design",Verilog

7. Verifying Clock Domain Crossingjaa/verification/lectures/7-2.pdf · (CDC) into synchronizers { this eliminates combinational glitches Source: Yu, \Clock Domain Crossing Design",Verilog

Documents
SOC 2/SOC 3 Whitepaper

SOC 2/SOC 3 Whitepaper

Documents
Chip-Scale Molecular Clock · chip-scale molecular clock but also the potentials of integrating it monolithically (except the gas cell) into a system-on-chip (SoC). The physical principles

Chip-Scale Molecular Clock · chip-scale molecular clock but also the potentials of integrating it monolithically (except the gas cell) into a system-on-chip (SoC). The physical principles

Documents
N IFrbspgway.jhuapl.edu/sites/default/files/SOC... · Navigation and Ancillary Information Facility N IF Time Conversion and Formats 19 • Numeric Ephemeris Time to Spacecraft Clock

N IFrbspgway.jhuapl.edu/sites/default/files/SOC... · Navigation and Ancillary Information Facility N IF Time Conversion and Formats 19 • Numeric Ephemeris Time to Spacecraft Clock

Documents
Low Power SOC Design - Home | Computer Science and · PDF file · 2010-02-12Low Power SOC Design and ... PLL PLL PLL PLL Raw Clock Network July 2009 17. LOW POWER IP. ... BLK B 0.39

Low Power SOC Design - Home | Computer Science and · PDF file · 2010-02-12Low Power SOC Design and ... PLL PLL PLL PLL Raw Clock Network July 2009 17. LOW POWER IP. ... BLK B 0.39

Documents
basics of synchronizers

basics of synchronizers

Documents
Repair Tips 2 - Ken's Clock Clinic Repair Tips 2-- Overhaul...Ken’s Clock Clinic Clock Restorations, Vintage Dry Cells, Synchronizers 3 Additional Topics • Electricity Basics Review

Repair Tips 2 - Ken's Clock Clinic Repair Tips 2-- Overhaul...Ken’s Clock Clinic Clock Restorations, Vintage Dry Cells, Synchronizers 3 Additional Topics • Electricity Basics Review

Documents
Carrier Phase Synchronizers · 2019-10-31 · The phase comparator main input is now digital, but the input coming from the VCO output feedback is still analog. Carrier Phase Synchronizers

Carrier Phase Synchronizers · 2019-10-31 · The phase comparator main input is now digital, but the input coming from the VCO output feedback is still analog. Carrier Phase Synchronizers

Documents