SIMATIC S7 / SITOP PSE200U with Single Channel Message

Applications & Tools

Answers for industry.

Cover

Block for STEP 7 V5.5 for monitoring 24 V DC load circuits using SITOP PSE200U Single Channel Message and S7-300/400 CPUs

SIMATIC S7 / SITOP PSE200U with Single Channel Message

Library Description July 2012

2

PSE_DIAG (FB50) for monitoring 24 V DC load circuits using SITOP PSE200U with single channel message and S7-300/400 CPUs

V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

Siemens Industry Online Support This document is taken from Siemens Industry Online Support. The following link takes you directly to the download page of this document: http://support.automation.siemens.com/WW/view/en/61450284 Caution: The functions and solutions described in this entry are mainly limited to the realization of the automation task. In addition, please note that suitable security measures in compliance with the applicable Industrial Security standards must be taken, if your system is interconnected with other parts of the plant, the company’s network or the Internet. More information can be found under entry ID 50203404. http://support.automation.siemens.com/WW/view/en/50203404 For further information on this topic, you may also actively use our Technical Forum in the Siemens Industry Online Support. Share your questions, suggestions or problems and discuss them with our strong forum community: http://www.siemens.com/forum-applications

http://support.automation.siemens.com/WW/view/en/61450284


http://www.siemens.com/forum-applications

PSE_DIAG (FB50) for monitoring 24 V DC load circuits using SITOP PSE200U with single channel message and S7-300/400 CPUs V1.0, Entry ID: 61450284 3

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

s

SIMATIC PSE_DIAG (FB50) for monitoring 24 V DC load circuits using SITOP PSE200U with single channel message and S7-300/400 CPUs

Overview of the Library 1

Blocks of the Library 2

Working with the Library 3

Notes and Support 4

References 5

Glossary 6

History 7

Warranty and Liability

4


V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

Warranty and Liability Note The library descriptions are not binding and do not claim to be complete

regarding the circuits shown, equipping and any eventuality. The library descriptions do not represent customer-specific solutions. They are only intended to provide support for typical applications. You are responsible for ensuring that the described products are used correctly. These library descriptions do not relieve you of the responsibility of safely and professionally using, installing, operating and servicing equipment. When using these library descriptions, you recognize that Siemens cannot be made liable for any damage/claims beyond the liability clause described. We reserve the right to make changes to these library descriptions at any time without prior notice. If there are any deviations between the recommendations provided in these library descriptions and other Siemens publications – e.g. Catalogs – then the contents of the other documents have priority.

We do not accept any liability for the information contained in this document. Any claims against us - based on whatever legal reason - resulting from the use of the examples, information, programs, engineering and performance data etc., described in the present library description shall be excluded unless in cases where there is mandatory liability pursuant to the Product Liability Act for personal and property damages, in case of intent, gross negligence, personal injury, bodily harm or damage to health, owing to the acceptance of a guarantee for the quality of an object, fraudulent concealment of a defect or breach of essential contractual duties. The damages for a breach of a substantial contractual obligation are, however, limited to the foreseeable damage, typical for the type of contract, except in the event of intent or gross negligence or injury to life, body or health. The above provisions do not imply a change in the burden of proof to your disadvantage. It is not permissible to transfer or copy the present library descriptions or excerpts thereof without express authorization from Siemens Industry Sector.

Table of Contents


Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

Table of Contents Warranty and Liability..............................................................................................4 1 Overview of the Library..................................................................................6

1.1 Different user scenarios .....................................................................7 1.2 Block diagram....................................................................................8 1.3 Hardware and software requirements.................................................9 1.4 Library resources...............................................................................9

2 Blocks of the Library....................................................................................10 2.1 List of the blocks..............................................................................10 2.2 Explanation of the blocks.................................................................10 2.2.1 PSE_DIAG (FB50) block..................................................................11

3 Working with the Library..............................................................................15 3.1 Integrating the library into STEP 7....................................................15 3.2 Integrating the library blocks into the STEP 7 project........................15 3.3 Downloading the blocks to the S7 CPU............................................17

4 Notes and Support .......................................................................................20 5 References....................................................................................................23

5.1 References......................................................................................23 5.2 Internet links....................................................................................23

6 Glossary........................................................................................................23 7 History ..........................................................................................................23

1 Overview of the Library

6


V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

1 Overview of the Library What you get

This document describes the SITOP_Library block library. The block library provides you with the tested code with clearly defined interfaces. They can be used as a basis for your task to be implemented. A key concern of the document is to describe all blocks of the block library the functionality implemented through these blocks

Furthermore, this documentation shows possible fields of application and helps you integrate the library into your STEP 7 project using step-by-step instructions.



Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

1.1 Different user scenarios

Possible fields of application for using the PSE_DIAG (FB50) block of the SITOP_Library The SITOP PSE200U electronic selectivity module is designed to be connected to a stabilized 24 V DC power supply with an output current up to 40A. The SITOP PSE200U allows the 24 V DC output voltage generated by a stabilized power supply to be split between four load circuits. For each output, the rated current can be set individually with a potentiometer in the range from 0.5 A to 3 A or in the range from 3 A to 10 A, depending on the type. When the rated current is exceeded, the output will be disabled after a certain period of time and can be re-enabled using buttons or remote reset after a waiting. The states of all four load circuits are serially coded via the STATE output of the PSE200U module with single channel message. The PSE_DIAG (FB50) block of the SITOP_Library evaluates the serial code of the STATE output in the S7-300 CPU or S7-400 CPU. The following section shows a scenario for the possible use of the PSE_DIAG (FB50) block of the SITOP_Library:

Scenario Via a digital input module, the signal of the STATE output is read in and evaluated by the S7-300 CPU. This allows you to monitor the state of the channels OUT 1 to OUT 4 in the user program of the CPU. The S7-300 CPU detects, for example, if the motor connected to load circuit OUT 1 has generated an overload. The S7-300 CPU detects, for example, if the lighting connected to load circuit OUT 2 has caused a short circuit. Figure 1-1

M

Remote ResetSTATE

OUT 1

OUT 2

S7-300PS CPU DI

+ -

DC

24V

PSE200U


8


V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

1.2 Block diagram

The figure below shows the schematic sequence of the function. The STATE output of the PSE200U module with single channel message provides a signal that serially codes the states of all four outputs OUT 1 to OUT 4. To evaluate the signal of the STATE output, call the PSE_DIAG (FB50) block in the user program of the CPU. At its output, the PSE_DIAG (FB50) block indicates the state of the four outputs. Figure 1-2

S7-CPU

PSE 200U

(S)

1 1 10

OUT 4OUT 3OUT 2OUT 1

PSE_DIAG

Block

“1”“1”“0”“1”

OUT 1OUT 2OUT 3OUT 4

S7-300



Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

1.3 Hardware and software requirements

Requirements for this library To be able to use the functions of the library described in this document, the following hardware and software requirements must be met:

Hardware Table 1-1

No. Component Order number Qty. Alternative

1 SIMATIC S7-CPU e.g. CPU 315-2 DP 1 Any S7-300/400 CPU 2 SITOP PSE200U 3A 6EP1961-2BA31 1 SITOP PSE200U 10A,

order no. 6EP1961-2BA41

Software Table 1-2

No. Component Order number Qty.

1 Configuration software STEP 7 V5.5 6ES7810-4CC10-0YA5 1

1.4 Library resources

What will you find in this section? The following section gives you an overview of the size of the blocks of the SITOP_Library in the work memory.

Note You can change the object names of the blocks. In this case, you have to modify the symbolic names of these blocks in the symbol table.

Overall size The overall size of all blocks of library SITOP_Library in the main memory is 4582 bytes (4.47 Kbytes).

Size of the individual blocks Table 1-3

Block Symbol Size in main memory

FB50 PSE_DIAG 2740 bytes DB50 iDB_PSE_DIAG 226 bytes FC14 GT_DT 338 bytes FC34 SB_DT_DT 1278 bytes SFB4 TON - SFC1 READ_CLK -

2 Blocks of the Library

10


V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

2 Blocks of the Library What will you find in this section?

This chapter lists and explains all blocks of library SITOP_Library. Before that, however, you are informed of the blocks that are essentially involved in the implementation of the functionality.

2.1 List of the blocks

The following table lists all blocks of the library. Table 2-1

Block Symbol Classification Description

FB50 PSE_DIAG In-house development The function block evaluates the signal of the STATE output of PSE200U.

DB50 iDB_PSE_DIAG Instance DB of the PSE_DIAG (FB50) block.

The inputs, outputs and static variables of the PSE_DIAG (FB50) block are stored in this data block.

FC14 GT_DT From block library “Standard Library”

Comparing time values. The function compares the contents of two variables in DATE_AND_TIME format for size and outputs the comparison result as a return value. The function is internally called in the PSE_DIAG (FB50) block.

FC34 SB_DT_DT From block library “Standard Library”

Calculating the time difference. The function subtracts two times (DT format) and provides a period as a result (TIME format). The function is internally called in the PSE_DIAG (FB50) block.

SFB4 TON From block library “Standard Library”

Generating an on-delay timer. The system function block is internally called in the PSE_DIAG (FB50) block.

SFC1 READ_CLK From block library “Standard Library”

Reading the time. The system function is internally called in the PSE_DIAG (FB50) block.

2.2 Explanation of the blocks

This chapter explains the PSE_DIAG (FB50) block which is part of the SITOP_Library.



Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

2.2.1 PSE_DIAG (FB50) block

Figure Figure 2-1

Principle of operation of the PSE_DIAG (FB50) block Via the IMPULSE input, the PSE_DIAG (FB50) block reads in the STATE output of the PSE200U module with single channel message to evaluate the signal sequence of the STATE output and to indicate the state of outputs OUT 1 to OUT 4 of the PSE200U module with single channel message at the CHANNEL_STATE output of the PSE_DIAG (FB50) block. One frame of the signal consists of one start bit and four channel bits, each separated by a pause bit. The start bit is always “1” and the pause bits are always “0”. The channel bits signal the state of channels OUT1 to OUT4. Figure 2-2 shows the signal sequence of the STATE output of the PSE200U module with single channel message.


12


V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

Figure 2-2

START START

Stat

e O

UT

1

Stat

e O

UT

2

Stat

e O

UT

3

Stat

e O

UT

4

C1 P P P P

State

P C2 C3 C4‘1’

‘0’t

2750 ms

Principle of operation of the SITOP PSE200U module with single channel message Table 2-2 shows which status causes channels OUT 1 to OUT 4 to go to the “1” or “0” state.

Table 2-2

Status LED of PSE200U State OUT1 to OUT4

Device starting-up, supply voltage missing Off 0 Output enable Green 1 Output current > rated current Flashing green 1 Output was automatically disabled Red 0 Automatic disable can be reset Flashing red 0 Output manually disabled Flashing orange 0 Output defective (internal fuse has tripped) Off 0 Device over temperature Red running light 0

Function characteristics Figure 2-3 provides a graphical representation of the functional sequences of the PSE_DIAG (FB50) block. Figure 2-3

IMPULSE

BUSY

DONE

C4 START C1 C2 C3 C4 START C1 C2 C3 C4 START C1

Reaction of the block


Signal of the STATE output of the PSE

Frame 1 Frame 2

Decoding Decoding



Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

Figure 2-4 provides a graphical representation of the functional sequences of the PSE_DIAG (FB50) block in case of an error, e.g. if the PSE200U module is defective and does not provide a signal at the STATE output. Therefore, a signal change does not occur at the IMPULSE input of the PSE_DIAG (FB50) block. If a signal change does not occur for more than 6 seconds, the ERROR output will be set to TRUE for one cycle and the value 16#8002 will be output at the STATUS output. As long as the PSE_DIAG (FB50) block does not detect a signal change at the IMPULSE input, the ERROR output will be set to TRUE for one cycle and the value 16#8002 will be output at the STATUS output every 6 seconds.

Figure 2-4

IMPULSE

ERROR

STATUSReaction of the block


Signal of the STATE output of the PSE

6 sec

BUSY

Remedy, e.g.replace PSE200U

16#8002


16#000016#0000

Call environment of the PSE_DIAG (FB50) block. The PSE_DIAG (FB50) block must be called cyclically. This can be done either in OB1 or alternatively in a time interrupt OB.

Note The maximum cycle time of OB1 or the time interrupt OB is 100ms. If the cycle time exceeds 100ms, the PSE_DIAG (FB50) block will output an error with the value 16#8001 at the STATUS output.

Inputs Table 2-3

Parameter Data type Description

IMPULSE BOOL Input via which the signal of the STATE output of the PSE is read in. Figure 2-2 shows the time sequence of the signal as an example

COM_RST BOOL When there is a positive edge, a reset will be triggered. All parameters (static variables and outputs of the PSE_DIAG (FB50)) block will be reset.


14


V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

Outputs Table 2-4

Parameter Data type Description

DONE BOOL TRUE if a frame was evaluated completely and without errors and the state of outputs OUT 1 to OUT 4 of the PSE200U module with single channel message is displayed at the CHANNEL_STATE output of the PSE_DIAG (FB50) block. Set to TRUE for only one cycle.

BUSY BOOL TRUE if the PSE_DIAG (FB50) block is active. Takes on value FALSE, if a message frame was evaluated successfully and the data of the CHANNEL_STATE output can be adopted.

CHANNEL_STATE BYTE Status of channels OUT 1 to OUT 4 Bit 0 = 1, if channel OUT 1 has the state 0 Bit 0 = 0, if channel OUT 1 has the state 1 Bit 1 = 1, if channel OUT 2 has the state 0 Bit 1 = 0, if channel OUT 2 has the state 1 Bit 2 = 1, if channel OUT 3 has the state 0 Bit 2 = 0, if channel OUT 3 has the state 1 Bit 3 = 1, if channel OUT 4 has the state 0 Bit 3 = 0, if channel OUT 4 has the state 1 Bit 4: not assigned Bit 5: not assigned Bit 6: not assigned Bit 7: not assigned Table 2-2 shows an overview of possible channel states.

STATUS WORD Status if ERROR=TRUE Set to TRUE for only one cycle.

ERROR BOOL TRUE, if an error occurs when executing the routine. Set to TRUE for only one cycle. Default value: FALSE

Status and error displays Table 2-5

Status Meaning Remedy / notes

16#8001 Cycle time of 100ms exceeded Call the PSE_DIAG (FB50) block in OB35 with a maximum of 100ms.

16#8002 No signal change was detected at the IMPULSE input for at least 6s.

Check if the STATE output of the PSE200U module with single channel message is connected to the digital input module. Check if the power supply is connected to the PSE200U module with single channel message.

3 Working with the Library


Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

3 Working with the Library What will you find in this section?

This chapter consists of instructions for integrating the SITOP_Library into your STEP 7 project and instructions for using the library blocks.

3.1 Integrating the library into STEP 7

The table below lists the steps for integrating the SITOP_Library into your STEP 7 project. After integrating the library, you can use the blocks of the SITOP_Library.

Note The following section assumes that a STEP 7 project exists.

Table 3-1

No. Action

1 The library is available on the HTML page from which you downloaded this document. Save the library “61450284_SITOP_Library_S7-300_400_STEP7_V5_5_CODE.zip” to your hard disk.

2 Open the SIMATIC Manager and retrieve the library. “File > Retrieve”

3 After retrieving the library it opens in the SIMATIC Manger. “File > Open” > Library tab

3.2 Integrating the library blocks into the STEP 7 project

The table below lists the steps for integrating the blocks of the SITOP_Library into your STEP 7 project.

Table 3-2

No. Action

1 After the SITOP_Library has been opened, you open your STEP 7 project. 2 Copy the blocks of the SITOP_Library into your STEP 7 project. Select all blocks in the block

folder of the library and insert them into the block folder of your STEP 7 project using drag & drop.


16


V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

No. Action

3 Create the “organization block” OB1 Open it and move the PSE_DIAG (FB50) block into a network of your choice via drag & drop.

4 Specify the respective instance data block. Generate the instance data block if it does not exist.

5 Set the newly generated instance data block to “non-retentive”, to overwrite the respective

instance DB with the initial value when restarting the CPU. “Object properties > General – Part 2 > Non-Retain”.



Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

No. Action

6 Assign values to all required formal parameters.

Save and close organization block OB1.

3.3 Downloading the blocks to the S7 CPU

The table below lists the steps for downloading all blocks of your user program to the S7 CPU.

Downloading via TCP/IP If your S7 CPU has an integrated PROFINET interface or your S7 station includes an Industrial Ethernet CP, you can download the blocks to the S7 CPU via TCP/IP.


18


V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

Table 3-3

No. Action Note

1 Ensure that your PC/PG and the S7 CPU are located in the same subnet. 2 In the SIMATIC Manager you set the PC

interface to TCP/IP. “Options > Set PC/PG Interface”

3 Select the access path. Select the TCP/IP protocol for the used network card. Confirm with OK. 4 Then select the “SIMATIC 300” S7 station and load the entire project into your CPU.

“PLC > Download”

Downloading via MPI You can also download the blocks to the S7 CPU via the MPI or MPI/DP interface.



Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

No. Action Note

1 Use a PROFIBUS bus cable or an MPI cable to connect the PC/PG to the MPI or MPI/DP interface of the S7 CPU.

2 In the SIMATIC Manager, you set the PC interface to MPI. “Options > Set PC/PG Interface”

3 Select the respective access path for the MPI interface, e.g. CP5611. Confirm with OK. 4 Then select the “SIMATIC 300” S7 station and load the entire project into your CPU.

“PLC > Download”

4 Notes and Support

20


V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

4 Notes and Support What will you find in this section?

This chapter provides further support for handling the described SITOP_Library.

Updating the library The following table lists the steps that show you how to check whether the blocks of the library are up to date and how to integrate a later version of a block from the SITOP_Library into your

STEP 7 project.

Table 4-1

No. Action Note

1 Perform the following steps for each block of the library. Right-click the function or the data block and select the “Object Properties” option in the

context menu. In the displayed “Properties” window, select the “General - Part 2” tab. Compare the current version number in the “Version” output field with the latest release from

the Siemens Industry Online Support.

2 To update the blocks of the library in your STEP 7 project, integrate the latest version of library

SITOP_Library into STEP 7 (see chapter 3.1).

4 Notes and Support


Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

No. Action Note

3 Delete all blocks of the library in the “Blocks” folder of your STEP 7 project. Do not delete the function block call in OB1.

4 As described in chapter 3.2 up to step 3, add the latest version of the block from the

SITOP_Library into your STEP 7 project. 5 The updated blocks have now been integrated. However, the original call of the PSE_DIAG

(FB50) block still shows a missing instance data block.

4 Notes and Support

22


V1.0, Entry ID: 61450284

Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

No. Action Note

6 Check the accesses and update them. “File > Check and Update Accesses” This is where you check all operands for type compatibility and if there is an error, have them highlighted in red. All instance DBs are updated or are newly created.

7 The library update is now completed.

5 References


Cop

yrig

ht

Sie

men

s A

G 2

012

All

right

s re

serv

ed

5 References 5.1 References

The following list is by no means complete and only provides a selection of appropriate sources. Table 5-1

Topic Title

/1/ STEP7 SIMATIC S7-300/400

Automating with STEP7 in STL and SCL Author: Hans Berger Publicis MCD Verlag ISBN: 978-3-89578-397-5

5.2 Internet links

The following list is by no means complete and only provides a selection of useful information. Table 5-2

Topic Title

\1\ Reference to the document


\2\ Siemens Industry Online Support

http://support.automation.siemens.com

\3\ SITOP PSE200U 3A


\4\ SITOP PSE200U 10A


6 Glossary Table 6-1

Abbreviation Description

DI Digital input module PS Power Supply S STATE output of the PSE200U module with single channel

message. The signal of the output is a serial code that provides information on the state of outputs OUT 1 to OUT 4 of the PSE200U module with single channel message.

7 History Table 7-1

Version Date Revisions

V1.0 07/2012 First issue


http://support.automation.siemens.com/



Documents

SIMATIC S7 / SITOP PSE200U with Single Channel Message