4
ZEBROS PROJECTS Office Address: No 4 / Flat No 3D, Sai Kiran Apts, First Main Road, Kasturba Nagar, Chennai-20 web: www.zebros.in e mail : [email protected] mob: 99400 98300,9500075001 WAY TO YOUR GOAL VLSI PROJECTS FINAL YEAR PROJECTS IEEE PROJECTS 2013-2014 CONTACT: 9940098300, 9500075001 E-Mail:[email protected]

Mdc fftifft processor with variable length for mimo ofdm systems zebros ieee projects

Embed Size (px)

DESCRIPTION

Abstract This system presents an multipath delay commutator (MDC)-based architecture and memory scheduling to implement fast Fourier transform (FFT) processors for multiple input multiple output-orthogonal frequency division multiplexing (MIMO-OFDM) systems with variable length. Based on the MDC architecture, we propose to use radix-Ns butterflies at each stage; whereNs is the number of data streams, so that there is only one butterfly needed in each stage. Consequently, a 100% utilization rate in computational elements is achieved. Moreover, thanks to the simple control mechanism of the MDC, we propose simple memory scheduling methods for input data and output bit/set reversing, which again results in a full utilization rate in memory usage. Since the memory requirements usually dominate the die area of FFT/inverse fast Fourier transform (IFFT) processors, the proposed scheme can effectively reduce the memory size and thus the die area as well.

Citation preview

Page 1: Mdc fftifft processor with variable length for mimo ofdm systems zebros ieee projects

ZEBROS PROJECTS

Office Address: No 4 / Flat No 3D, Sai Kiran Apts, First Main Road, Kasturba Nagar, Chennai-20 web: www.zebros.in e mail : [email protected] mob: 99400 98300,9500075001

WAY TO YOUR GOAL

VLSI PROJECTS

FINAL YEAR PROJECTS

IEEE PROJECTS 2013-2014

CONTACT: 9940098300, 9500075001

E-Mail:[email protected]

Page 2: Mdc fftifft processor with variable length for mimo ofdm systems zebros ieee projects

ZEBROS PROJECTS

Office Address: No 4 / Flat No 3D, Sai Kiran Apts, First Main Road, Kasturba Nagar, Chennai-20 web: www.zebros.in e mail : [email protected] mob: 99400 98300,9500075001

MDC FFT/IFFT Processor With Variable Length for MIMO-

OFDM Systems

Abstract

This system presents an multipath delay commutator (MDC)-based architecture

and memory scheduling to implement fast Fourier transform (FFT) processors for

multiple input multiple output-orthogonal frequency division multiplexing (MIMO-

OFDM) systems with variable length. Based on the MDC architecture, we propose to

use radix-Ns butterflies at each stage; whereNs is the number of data streams, so that

there is only one butterfly needed in each stage. Consequently, a 100% utilization rate in

computational elements is achieved. Moreover, thanks to the simple control mechanism

of the MDC, we propose simple memory scheduling methods for input data and output

bit/set reversing, which again results in a full utilization rate in memory usage. Since

the memory requirements usually dominate the die area of FFT/inverse fast Fourier

transform (IFFT) processors, the proposed scheme can effectively reduce the memory

size and thus the die area as well. Furthermore, to apply the proposed scheme in

practical applications, we let Ns =4 and implement a 4-stream FFT/IFFT processor with

variable length including 2048, 1024, 512, and 128 for MIMO-OFDM systems. This

processor can be used in IEEE 802.16 WiMAX and 3GPP long term evolution

applications. The processor was implemented with an UMC 90-nm CMOS technology

with a core area of 3.1 mm 2 .The power consumption at 40 MHz was

3.72/62.92/57.51/51.69 mW for 2048/1024/512/128-FFT, respectively in the post-layout

simulation. Finally, we analyze the complexity and performance of the implemented

processor and compare it with other processors. The results show advantages of the

proposed scheme in terms of area and power consumption.

Page 3: Mdc fftifft processor with variable length for mimo ofdm systems zebros ieee projects

ZEBROS PROJECTS

Office Address: No 4 / Flat No 3D, Sai Kiran Apts, First Main Road, Kasturba Nagar, Chennai-20 web: www.zebros.in e mail : [email protected] mob: 99400 98300,9500075001

ZEBROS PROJECTS

SOFTWARE BASED HARDWARE BASED

Networking VLSI

Data Mining Mat lab

Grid Computing Robotics

Network Security Embedded

Image Processing Bio Medical

Web Applications Power Systems

Mobile Computing Power Electronics

Software Engineering Java with Embedded

Cloud Computing Android

What is IEEE?

The Institute of Electrical and Electronics Engineers or IEEE (read eye-triple-e) is Incorporated in the State of New York, United States. It was formed in 1963 by the merger of the Institute of Radio Engineers (IRE, founded 1912) and the American Institute of Electrical Engineers (AIEE, founded 1884). A membership organization comprised of engineers, scientists and students that sets standards for computers and communications. It is a nonprofit organization with more than 365,000 members in around 150 countries.

The IEEE describes itself as "the world's largest technical professional society -- promoting the development and application of electro technology and allied sciences for the benefit of humanity, the advancement of the profession, and the well-being of our members."

Why IEEE based projects?

It grantees for standard

It assured latest solution for problems

It delivers new patented technologies at an ever-increasing pace

It access world-class technical information provided by the IEEE and cut down your

research time.

Page 4: Mdc fftifft processor with variable length for mimo ofdm systems zebros ieee projects

ZEBROS PROJECTS

Office Address: No 4 / Flat No 3D, Sai Kiran Apts, First Main Road, Kasturba Nagar, Chennai-20 web: www.zebros.in e mail : [email protected] mob: 99400 98300,9500075001

OUR FEATURES

24*7 Call Support

Project Execution through Remote System

20 Days Technical classes taken by Corporate Trainer

Unlimited Project & Technical Support through your academic

Project software Installation support

PROJECT SUPPORT

0th Review 1st Review

Abstract Existing System Disadvantages Proposed System Advantages Objective System Requirements System Architecture

Literature Survey Module List Module Description Data Flow Diagram Level DFD Module Wise DFD Problem Definition Review Document Explanation

2nd Review 3rd Review

Use case Diagram Class Diagram Collaboration Diagram Sequence Diagram Activity Diagram Testing & test cases Partial Code Screenshot for First two

module Review Document Explanation

Conclusion References Future Enhancement 65% code (Executable Format) Required Software Review Document Explanation

Final Review

Complete Code with Enhancement

Final Document (University Standard Format)

Complete Explanation for Project Concept & Code