Upload
pravin-mevada
View
214
Download
0
Embed Size (px)
Citation preview
7/30/2019 _m61250bfp
1/52
To our customers,
Old Company Name in Catalogs and Other Documents
On April 1st, 2010, NEC Electronics Corporation merged with Renesas TechnologyCorporation, and Renesas Electronics Corporation took over all the business of bothcompanies. Therefore, although the old company name remains in this document, it is a validRenesas Electronics document. We appreciate your understanding.
Renesas Electronics website: http://www.renesas.com
April 1st, 2010
Renesas Electronics Corporation
Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
7/30/2019 _m61250bfp
2/52
Notice
1. All information included in this document is current as of the date this document is issued. Such information, however, is
subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please
confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to
additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rightsof Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of
semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software,
and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by
you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control
laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas
Electronics products or the technology described in this document for any purpose relating to military applications or use by
the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and
technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited
under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics
does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages
incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: Standard, High Quality, and
Specific. The recommended applications for each Renesas Electronics product depends on the products quality grade, as
indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular
application. You may not use any Renesas Electronics product for any application categorized as Specific without the prior
written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for
which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way
liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an
application categorized as Specific or for which the product is not intended where you have failed to obtain the prior written
consent of Renesas Electronics. The quality grade of each Renesas Electronics product is Standard unless otherwise
expressly specified in a Renesas Electronics data sheets or data books, etc.
Standard: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual
equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.High Quality: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-
crime systems; safety equipment; and medical equipment not specifically designed for life support.
Specific: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or
systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare
intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics,
especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation
characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or
damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have
specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further,
Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to
guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of aRenesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire
control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because
the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system
manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental
compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable
laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS
Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with
applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas
Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this
document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) Renesas Electronics as used in this document means Renesas Electronics Corporation and also includes its majority-
owned subsidiaries.
7/30/2019 _m61250bfp
3/52
Rev.1.0, Sep.23.2003, page 1 of 49
M61250BFPNTSC 1 chip TV signal processor
REJ03F0088-0100Z
Rev.1.0
Sep.23.2003
Description
The M61250BFP is a single-chip semiconductor integrated circuit that contains the signal processing for NTSC color
television.
All of the signal processing circuits for video intermediate frequencies, vocal intermediate frequencies, video, color,
and polarization, as well as I2C bus control, are built in, and television sets ranging from popular-class to medium-grade
sets are supported. Moreover, the M37150 8-bit microcomputer for the television and the interconnection pin are
opposite each other, so that less space is required for mounting.
Features
No VCO coil for VIF required
Internal unregulated vocal demodulator
PLL-SPLIT SIF system for FM radio
Fsc output
ACL or ABCL can be selected
Internal horizontal oscillation probe
Internal perpendicular sawtooth wave generator
Internal self-diagnosis function
Internal black peak hold, AFC2, killer filter
H & V pulse output for OSD
Internal reset circuit and clock output for microcomputer use
Internal 5 V and 8 V regulators
Applications
NTSC color television receivers
Recommended Operating Conditions
Power supply voltage range:
4.75 V to 5.25 (Pins 3, 4, 39, 40)
7.6 V to 8.4 V (Pins 12, 44)
8.3 V to 9.1 V (Pin 42)
Recommended power supply voltage:
5.0 V (Pins 3, 4, 39, 40)
8.0 V (Pins 12, 44)8.7 V (Pin 42)
7/30/2019 _m61250bfp
4/52
M61250BFP
Rev.1.0, Sep.23.2003, page 2 of 49
Pin Configuration (Top View)
NC
DEF Vcc
DRIVE GND
CHROMA APC FILTER
VIDEO/CHROMA Vcc
DRIVE Vcc
VIDEO/CHROMA GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
42
41
40
39
38
37
36
35
34
33
43
45
46
44
15
16
48
47
M61250BFP
VIF Vcc
SIF Vcc
H OUT
AFC FI LTER
LOGIC GND
FBP IN
AFT OUT
DEF GND
B OUT
R OUT
G OUT
RAMP OUT
V RAMP F/B
V RAMP CAP
TV/Y IN
VREG Vcc
EXT/C IN
Hi Vcc
LIMITER IN
X-TAL 3.58
ACL/ABCL
8.7V REG OUT
AUDIO ATT FILTER
NC
NC
7/30/2019 _m61250bfp
5/52
M61250BFP
Rev.1.0, Sep.23.2003, page 3 of 49
Pin Explanations
Pin No. Name Pin peripheral circuit DC voltage (V)
1 V RAMP CAP
2 AFT OUT 0.3 to 4.7
3
4
VIF VCC
SIF VCC
5.0 V
5 RAMP OUT 4.6
6 V RAMP FEED
BACK
7/30/2019 _m61250bfp
6/52
M61250BFP
Rev.1.0, Sep.23.2003, page 4 of 49
Pin Explanations (cont)
Pin No. Name Pin peripheral circuit DC voltage (V)
7 AFC FILTER 3.5 V
8
9
DEF GND
LOGIC GND
10 FBP IN VTH: 2.0 V
(FBP Vth L = OFF)
VTH: 1.0 V
(FBP Vth L = ON)
11 H OUT VOL: 0.0 V
VOH: 5.4 V
12 DEF VCC
13 NC
14
15
16
R OUT
G OUT
B OUT
7/30/2019 _m61250bfp
7/52
M61250BFP
Rev.1.0, Sep.23.2003, page 5 of 49
Pin Explanations (cont)
Pin No. Name Pin peripheral circuit DC voltage (V)
17 H VCO
FEEDBACK
3.0 V
18 INTELLIGENT
MONITOR
19 INV FBP OUT VOL: 0.0 V
VOH: 5.0 V
20 V PULSE OUT VOL: 0.0 V
VOH: 5.0 V
7/30/2019 _m61250bfp
8/52
M61250BFP
Rev.1.0, Sep.23.2003, page 6 of 49
Pin Explanations (cont)
Pin No. Name Pin peripheral circuit DC voltage (V)
21
22
23
B IN
G IN
R IN
(1) Digital OSD
VIL: 0.0 V
VIH: 3.0 V
(2) Analog OSD
0.7 Vp-p
24 FAST BLK 0.0-0.5 V: INT RGB
1.5-3.0 V: H TONE
4.0-5.0 V: EXT RGB
25 CLK CONTROL VTH: 3.0 V
26 SDA VIL: 0.75 V
VIH: 4.25 V
7/30/2019 _m61250bfp
9/52
M61250BFP
Rev.1.0, Sep.23.2003, page 7 of 49
Pin Explanations (cont)
Pin No. Name Pin peripheral circuit DC voltage (V)
27 SCL VIL: 0.75 V
VIH: 4.25 V
28 POWER ON
CONTROL
VTH: 3.0 V
29 fsc OUT 1 3.0 V
30 MCU RESET H: 5.0 V
L: 0.0 V
7/30/2019 _m61250bfp
10/52
M61250BFP
Rev.1.0, Sep.23.2003, page 8 of 49
Pin Explanations (cont)
Pin No. Name Pin peripheral circuit DC voltage (V)
31 Y SW OUT 1.7 V
32 MCU 5.7 VREG
OUT
5.7 V
33 ACL/ABCL
34 X-TAL 3.58 3.3 V
3536
DRIVE GNDVideo/Chroma
GND
0.0 V
7/30/2019 _m61250bfp
11/52
M61250BFP
Rev.1.0, Sep.23.2003, page 9 of 49
Pin Explanations (cont)
Pin No. Name Pin peripheral circuit DC voltage (V)
37 CHROMA APC
FILTER
3.2 V
38 EXT/C IN 1.7 V
39
40
DRIVE VCC
Video/Chroma
VCC
5.0 V
41 TV/Y IN 1.7 V
42 VREG VCC 8.7 V
43 AUDIO ATT
FILTER
2.75 V to 3.25 V
44 Hi VCC 8 V
45
46
NC
7/30/2019 _m61250bfp
12/52
M61250BFP
Rev.1.0, Sep.23.2003, page 10 of 49
Pin Explanations (cont)
Pin No. Name Pin peripheral circuit DC voltage (V)
47 8.7 VREG OUT 8.7 V
48 LIMITER IN 2.5 V
49 5.7 VREG OUT 5.7 V
50 INTER
CARRIER OUT
2.3 V
7/30/2019 _m61250bfp
13/52
M61250BFP
Rev.1.0, Sep.23.2003, page 11 of 49
Pin Explanations (cont)
Pin No. Name Pin peripheral circuit DC voltage (V)
51 AUDIO OUT 2.3 V
52 AUDIO BYPASS 2.3 V
53 EXT AUDIO IN 3.0 V
54 FM DIRECT
OUT
3.0 V
7/30/2019 _m61250bfp
14/52
M61250BFP
Rev.1.0, Sep.23.2003, page 12 of 49
Pin Explanations (cont)
Pin No. Name Pin peripheral circuit DC voltage (V)
55 VIF VCO
FEEDBACK
3.0 V
56
57
SIF GND
VIF GND
58 VIDEO OUT 2.7 V
59 RF AGC OUT 0.3 to 4.7 V
60 VIF APC
FILTER
3.0 V
7/30/2019 _m61250bfp
15/52
M61250BFP
Rev.1.0, Sep.23.2003, page 13 of 49
Pin Explanations (cont)
Pin No. Name Pin peripheral circuit DC voltage (V)
61
62
VIF AGC
FILTER 2
VIF AGC
FILTER 1
2.3 V
63
64
VIF IN (1)
VIF IN (2)
1.6 V
7/30/2019 _m61250bfp
16/52
7/30/2019 _m61250bfp
17/52
M61250BFP
Rev.1.0, Sep.23.2003, page 15 of 49
Absolute Maximum Ratings
(Ta = 25C)
Item Symbol Rating Unit
Power supply voltage VCC 6.0, 10.0 V
Internal power dissipation Pd 2026 mW
Thermal derating Kt 16.2 mW/C
Ambient operating temperature Topr 20 to +65 C
Storage temperature Tstg 40 to +150 C
Thermal Derating (Maximum Ratings)
Ambient temperature (C)
InternalPowe
rdissipationPd(W)
0 25 50 75 100 125 150
2.0
1.5
1.0
0.5
2.5
65
1.38
7/30/2019 _m61250bfp
18/52
M61250BFP
Rev.1.0, Sep.23.2003, page 16 of 49
I2C Bus Table
1. SLAVE ADDRESS= BAH(WRITE), BBH(READ)A6 A5 A4 A3 A2 A1 A0 R/W
1 0 1 1 1 0 1 1/0
2. WRITE TABLE(input bytes )SUB ADDRESS DATA
HEX BIN D7 D6 D5 D4 D3 D2 D1 D0 INITIAL
(inhibited) RF Delay Adj
00H 00000000 0 1 0 0 0 0 0 0 40H
(inhibited) VIFFreq5875 VIF VCO ADJ
01H 00000001 0 0 1 0 0 0 0 0 20H
Video Mute Audio EXT C. Clip level TRAP Off Video T Sharp ABCL Black Stre. Off Take Off
02H 00000010 0 0 0 0 0 0 0 0 00H
Audio Mute Audio ATT
03H 00000011 0 0 0 0 0 0 0 0 00H
ABCL Gain AFT Defeat Video Tone
04H 00000100 0 0 V1 V0 V0 V0 V0 V0 20H
EXTRGB C. Clip Contrast Control
05H 00000101 V0 V1 V0 V0 V0 V0 V0 V0 40H
VIF Video Out Gain Y/C EXT Y DL Fine Adj Y DL Time Adj
06H 00000110 1 0 0 V0 V0 0 0 0 80H
VIF Defeat Tint Control
07H 00000111 0 V1 V0 V0 V0 V0 V0 V0 40H
Blue Back Color Control
08H 00001000 V0 V1 V0 V0 V0 V0 V0 V0 40H
HV BLK OFF VOUT STOP FSC FREE HTONE SW (inhibited)
09H 00001001 0 0 0 0 0 1 0 0 04HBrightness Control
0AH 00001010 V1 V0 V0 V0 V0 V0 V0 V0 80H
(inhibited) Drive(R)
0BH 00001011 0 1 0 0 0 0 0 0 40H
(inhibited) Drive(B)
0CH 00001100 0 1 0 0 0 0 0 0 40H
Cut Off(R)
0DH 00001101 1 0 0 0 0 0 0 0 80H
Cut Off(G)
0EH 00001110 1 0 0 0 0 0 0 0 80H
Cut Off(B)
0FH 00001111 1 0 0 0 0 0 0 0 80H
White Back V-free (inhibited) H VCO Adj
10H 00010000 0 0 1 0 0 1 0 0 24H
(inhibited) V-Size
11H 00010001 0 0 1 0 0 0 0 0 20H
Monitoring Gamma Control TRAP Fine Adj
12H 00010010 0 0 0 0 0 0 0 0 00H
H-free V.1Window YSW LPF H Start Service SW V Shift
13H 00010011 0 0 0 0 0 0 0 0 00H
Black Strech Discharge Black Strech Charge S.Slice Down2 S.Slice Down1 (inhibited)
14H 00010100 0 0 0 0 0 0 1 1 03H
AFC1 Gain AFC2 Gain OSD level Analog OSD US/JPN SW Killer level
15H 00010101 0 0 0 0 0 0 0 0 00H
VSYNCDET Aoto slice down FBP Vth L AFC2 H Phase
16H 00010110 1 0 0 1 0 0 0 0 90H
(reserved)
17H 00010111 0 V1 V0 V0 V0 V0 V0 V0 40H
Test1 (inhibited)
18H 00011000 0 0 0 0 0 0 0 0 00H
BGPFBP OFF Test2 (inhibited)
19H 00011001 0 0 0 0 0 0 0 0 00H
Test3 (inhibited)
1AH 00011010 0 0 0 0 0 0 0 0 00H
(inhibited)
1BH 00011011 0 0 0 0 0 0 0 0 00H
TEST4 VFREE INT VBLKSHIFT ON
1CH 00011100 0 0 0 0 0 1 0 0 04H
NOTE: V0 / V1 ==> V- LATCH BIT
3. READ TABLE (output bytes)SUB ADDRESS D7 D6 D5 D4 D3 D2 D1 D0
00H 00000000 KILLERB (not asigned) VCOINB STDETB AFT0 AFT1 HCOINB (not asigned)
VBLK SHIFT(inhibited)
7/30/2019 _m61250bfp
19/52
M61250BFP
Rev.1.0, Sep.23.2003, page 17 of 49
Bus Functions
WRITE
FUNCTION BIT SUB
ADD
DATA DISCRIPTION INI-
TIAL
NOTE
RF delay adj 7 00H D0-D6 RF AGC delay point adjustment 40H
VIF VCO adj 6 10H D0-D5 VIF VCC free-running frequency adjustment
(adjust by setting VIF Defeat = 1 to center the AFT output)
20H
VIF freq. 58.75 1 01H D6 IF 45.75/58.75 switching; 0: 45.75, 1: 58.75 MHz 0
VIF Video out
gain
3 06H D5-D7 Pin 58 IVF video-detection-wave output level adjustment 80H
AFT defeat 1 04H D6 AFT output on/off (defeat) switching; 0: AFT on (non defeat), 1: Defeat 0
VIF defeat 1 07H D7 VIF AGC gain normal/minimum switching; 0: AGC function,
1: Defeat (minimum gain)
0
Audio ATT 7 03H D0-D6 Pin 51 audio output level adjustment 00H
Audio EXT 1 02H D6 Audio internal signal and external signal input switching;
0: internal, 1: external
0
VIF
SIF
Audio mute 1 03H D7 Pin 53 audio direct output on/off (mute) switching;
0: audio on (non-muted), 1: mute
0
Video tone 6 04H D0-D5 Sharpness level control 20H V Latch
Contrast control 7 05H D0-D6 Contrast level control 40H V Latch
EXTRGB
contrast clip
1 05H D7 EXT RGB contrast lower-limit clipping on/off; 0: clipping on, 1: clipping off 0 V Latch
C. clip level 1 02H D5 EXT RGB contrast lower-limit clipping level switching;
0: low (20H), 1: high (40H)
0
Y DL time adj 2 06H D0-D1 Y signal delay adjustment X0H
Y DL fine adj 1 06H D2 Y signal delay fine adjustment 0
EXT 1 06H D3 Video input pins 41/38 switching; 0: pin 41, 1: pin 38 0 V Latch
Y/C 1 06H D4 Pins 38/41 composite input/YC input switching; 0: composite, 1: Y/C mode 0 V Latch
Y SW LPF 1 13H D5 Pin 31 (Y SW OUT) output f-characteristic switching;
0: flat, 1: LPF (fc=700 kHz)
0
Video tone
sharp
1 02H D3 Video tone level two level (sharp/soft) switching; 0: standard (soft), 1: sharp 0
Video mute 1 02H D7 Y signal output on/off (mute) switching; 0: mute off, 1: mute 0
TRAP off 1 02H D4 Y signal chroma trap on/off switching; 0: trap on, 1: trap off 0
TRAP fine adj 2 12H D0-D1 Chroma trap frequency fine adjust X0HBlack stretch off 1 02H D1 Black stretch circuit on/off switching;
0: black stretch on, 1: black stretch off
0
Black stretch
charge
2 14H D4-D5 Black stretch charge time constant adjustment 0XH
Black stretch
discharge
2 14H D6-D7 Black stretch discharge time constant adjustment 0XH
VIDEO
Gamma control 2 12H D2-D3 Gamma level adjustment X0H
Tint control 7 07H D0-D6 Hue control 40H V Latch
Color control 7 08H D0-D6 Color level control 40H V Latch
Take off 1 02H D0 Chroma BPF take-off function on/off switching; 0: BPF; 1: take off 0
US/JPN SW 1 15H D1-D3 US mode/JPN mode switching; 100: US mode, 011: JPN mode 0
Killer level 1 15H D0 Colorkiller sensitivity switching (active shallow direction);
0: 41 dB,1: 34 dB
0
CHROMA
Fsc 1 09H D5 Xtal oscillation circuit forced free-running mode; 0: off, 1: free-running 0
7/30/2019 _m61250bfp
20/52
M61250BFP
Rev.1.0, Sep.23.2003, page 18 of 49
Bus Functions (cont)
WRITE (cont)
FUNCTION BIT SUB
ADD
DATA DISCRIPTION INI-
TIAL
NOTE
Brightness
control
8 0AH D0-D7 Bright level control 80H V Latch
Driver (R) 7 0BH D0-D6 R output level control 40H
Driver (B) 7 0CH D0-D6 B output level control 40HCut off (R) 8 0DH D0-D7 R output DC level control 80H
Cut off (B) 8 0EH D0-D7 G output DC level control 80H
Cut off (B) 8 0FH D0-D7 B output DC level control 80H
Blue back 1 08H D7 Blue back screen on/off switching; 0: off, 1: blue back 0
White back 1 10H D7 White raster on/off switching; 0: off, 1: white back 0
ABCL 1 02H D2 ABCL on/off switching; 0: off, 1: ABCL on 0
ABCL gain 1 04H D7 ABCL sensitivity low/high switching; 0: low, 1: hi 0
OSD level 1 15H D5 OSD level (70%/90%) switching; 0: 70%, 1: 90% 0
HTONE SW 1 09H D4 Halftone on/off switching; 0: off, 1: halftone 0
RGB
Analog OSD 1 15H D4 OSD input digital/analog switching; 0: digital, 1: analog 0
AFC2 H phase 5 16H D0-D4 Screen horizontal position adjustment 90H
Ramp stop 1 09H D6 Pin 5 VOUT (ramp/pulse) forced stop mode (when stopped, pin 5 at DC
GND level); 0: VOUT, 1: STOP
0
Service SW 1 13H D3 Vertical output on/off switching; 0: vertical output on, 1: vertical output off 0
H start 1 13H D4 Horizontal output out/stop switching; 0: stop, 1: H out 0
AFC 1 gain 1 15H D7 Horizontal AFC gain a high/low switching; 0: low, 1: hi 0
AFC 2 gain 1 15H D6 Horizontal AFC2 gain high/low switching; 0: high, 1: low 0
H VCO adj 3 10H D0-D2 H VCO free-running frequency adjustment 24H
V shift 3 13H D0-D2 Vertical ramp start timing adjustment X0H
V-size 6 11H D0-D5 Vertical ramp amplitude adjustment 20H
H-free 1 13H D7 Horizontal output forced free-running mode on/off switching;
0: off, 1: horizontal free-running
0
V-free 1 10H D6 Vertical output forced free-running mode on/off switching;
0: off, 1: vertical free-running
0
S slice down 1 1 14H D2 Sync detection slice level (50%/30%) switching; 0: 50%, 1: 30% 0
S slice down 2 1 14H D3 Sync detection slice level (50%/40%) switching; 0: 50%, 1: 40% 0
Audio slicedown
1 16H D6 Sync detection slice level (50%/40%) switching during image period;0: slice level fixed, 1: slice level reduced
0
FBP Vth L 1 16H D5 Pin 10 (FBP in) slice level switching during image period;
0: Vth = 2V (HBLK width: narrow), 1: Vth = 1 V (HBLK width: wide)
0
HV BLK OFF 1 09H D7 Horizontal/vertical blanking on/off switching; 0: blanking on, 1: blanking off 0
V SYNK DET 1 16H D7 Vertical minimum sync detection width switching;
0: sync detect width =18 s, 1: sync detect width =14 s
90H
1 window 1 13H D6 Vertical sync detection switching (1 window/2 window s);
0: 2 windows, 1: 1 window
0
BGPFBP OFF 1 19H D7 Internal BGP on/off switching when no FBP input; 0: BGP on, 1: BGP off 0
VREF INT 1 1CH D6 Interface/non-interface switching at vertical free-running 04H
VBLK SHIFT
ON
1 1CH D3 0: Normal (VBLK shifts by VSHIFT),
1: Vertical blanking width can be setted by un-interlocking VSHIFT
04H
DEF
VBLK SHIFT 3 1CH D0-D2 D0-D2: VBLK SHIFT (Initial value: 100=4) 04H
Monitoring 4 12H D4-D7 Pin 18 intelligent monitoring mode switching 0XHTest1 1 18H D6-D7 NO use for Customer (Test bit) 0
Test2 1 19H D6 NO use for Customer (Test bit) 0
Test3 1 1AH D6-D7 NO use for Customer (Test bit) 0
Test4 1 1CH D6 NO use for Customer (Test bit) 04H
7/30/2019 _m61250bfp
21/52
M61250BFP
Rev.1.0, Sep.23.2003, page 19 of 49
READ
FUNCTION BIT SUB
ADD
DATA DISCRIPTION
KILLERB 1 00H D7 Colorkiller information output; "1" when killer off
AFT0 1 00H D3 AFT information output (See note 1)
AFT1 1 00H D2 AFT information output (See note 1)
HCOINB 1 00H D1 Horizontal sync detection; "1" when asynchronous
FM STDETB 1 00H D6 FM radio mode detection; "1" when not detected
VCOINB 1 00H D5 Vertical sync detection; "1" when asynchronousSTDETB 1 00H D4 TF mode detection; "1" when not detected
Note: 1.
7/30/2019 _m61250bfp
22/52
7/30/2019 _m61250bfp
23/52
M61250BFP
Rev.1.0, Sep.23.2003, page 21 of 49
Input Signals
1. 10.1 VIF/SIF Block
SG No. Signal description (50 termination)
SG1 fo = 45.75 MHz, 90 dB, fm = 20 kHz, AM 77.8%
SG2 fo = 58.75 MHz, 90 dB, fm = 20 kHz, AM 77.8%
SG3 fo = 45.75 MHz, 90 dB, CW
SG4 f1 = 45.75 MHz, 90 dB, CWf2 = 45.75 4.5MHz, 70 dB, CW
SG5 fo = 45.75 MHz, amplitude width variable, fm = 20 kHz, AM 77.8%
SG6 fo = 45.75 MHz, amplitude width variable, fm = 20 kHz, AM 16%
SG7 fo = 45.75 MHz, 80 dB, fm = 20 kHz, CW
SG8 fo = 45.75 MHz, 110 dB, fm = 20 kHz, CW
SG9 fo = 40.75 to 50.75 MHz (frequency variable), 90 dB, CW
SG10 fo = 45.75 MHz, 90 dB, CW
SG11 fo = 45.75 MHz, 90 dB, CW
SG12 fo = 53.75 to 63.75 MHz (frequency variable), 90 dB, CW
SG13 f1 = 45.75 MHz, 90 dB, RED raster signal, AM = 87.5% video modulation,
f2 = 4.5 4.5MHz, CW, P/S = 20 dB
SG14 fo = 45.75 MHz, standard 10-step wave, sync rate: 28.6%, AM = 87.5% video modulation,
sync chip level: 90 dB
SG15 fo = 45.75 MHz, 93 dB, CW
SG16 fo = 45.75 MHz, 73 dB, CW
SG17 fo = 4.5 MHz, 100 dB, fm = 400 Hz, FM 25 kHz dev.
SG18 fo = 4.5 MHz, 100 dB, fm = 400 kHz, AM 30%
SG19 fo = 4.5 MHz, 100 dB, CW
SG20 fo = 400 Hz, 500 mVrms, CW
SG21 fo = 0.5 to 8.5 MHz, 100 dB, fm = 400 kHz, FM 25 kHz dev.
7/30/2019 _m61250bfp
24/52
M61250BFP
Rev.1.0, Sep.23.2003, page 22 of 49
2. Video/Chroma/RGB/DEF Block
SG. E
SG. A
SG. B
SG. C
SG. D
SG. F
1.5s 5.8s
4.7s
f
2.0V
0V
20s 24s
SG No. Signal description (75 termination)
NTSC format APL 100% typical
video signal. Vertical signal is
interlaced at 60 Hz.
1.5s 5.8s
4.7s1Vp-p
0.714V
0.286V
In the SG.A signal, the Lumi. signal
frequency and amplitude can be
changed. However, typical amplitude
is 0.714 Vp-p.
In the figure on the right, the Lumi.
signal is represented by f.
NTSC typical monochrome videosignal. Vertical signal is interlaced
at 60 Hz.
1.5s5.8s
4.7s
0.572V
0.286V
0.286V
NTSC format video signal;
APL variable. Vertical signal is
interlaced at 60 Hz.
1.5s 5.8s
4.7s Vy
0.286V
NTSC format monochrome video signal.
In the SG.C signal, the burst and chroma
part frequency and amplitude can be changed.
Vertical signal is interlaced at 60 Hz.
1.5s5.8s
4.7s
0.286V
VebVec
feb fec
Typical state:
Veb=0.286V,
Vec=0.572V
f eb=f ec=3.579545MHz
0V
20s 24s
Fast blanking signal; synchronized with
video input signal.
VosdFast blanking signal;
synchronized with video input signal.
7/30/2019 _m61250bfp
25/52
M61250BFP
Rev.1.0, Sep.23.2003, page 23 of 49
2. Video/Chroma/RGB/DEF Block (cont)
Signal description (75 termination)
SG. H
Duty 90%, variable frequency, variable level. (Typical: 1 Vp-p)
SG. I
1Vp-p
SG No.
1Vp-p
SG. GNTSC format rainbow color bar video signal.
Vertical signal is interlaced at 60 Hz.
NTSC format typical color bar
video signal;
vertical signal is interlaced at 60 Hz.
1.5s 5.8s
4.7s 0.714V
0.286V
Duty variable (typical 95%), frequency variable, level variable(Typical: 1 Vp-p)
SG. J
SG. K
NTSC format, typical 8-step wave signal;
vertical signal is interlaced at 60 Hz.
7/30/2019 _m61250bfp
26/52
M61250BFP
Rev.1.0, Sep.23.2003, page 24 of 49
Setup instruction for evaluation PCB
1. Horizontal blanking pulse adjustment
The horizontal blanking pulse timing and pulse width are adjusted using the variable resistances of a one-shot
multivibrator, as shown below.
Pin 11 (H OUT)
Horizontal
blanking pulse
8s
12s
The timing is adjusted to 8 s using the pin 15 variable resistance of the M74LS221P TTL IC. Also, the pulse width is
adjusted to 12 s using the pin 7 variable resistance.
2. VIF VOC adjustment
Before carrying out the M61250BFP measurements, the VIF VCO should be adjusted using the following procedure.
(1) Input the I2C bus data for the VIF frequency (01H D6) based on the IF frequency. (45.75 MHz: 0, 58.75 MHz: 1)
(2) Input the I2C bus data for VIF Defeat ON (07H D7 = 1).
(3) Adjust the I2C bus data for the VCO control (01H D0 D5) so that the voltage of Pin 2 (AFT OUT) is closest to
2.5 V.
(4) Input the I2C bus data for VIF Defeat OFF (07H D7 = 0).
Voltage
45.75MHz
2.5V
Frequency(or 58.75MHz)
3. H VCO adjustment
Prior to measurement of the M61250BFP, the following method is used for H VCO adjustment.
(1) The H VCO control I2C bus data (1 CH D0-D3) is adjusted, and the pin 11 (H OUT) frequency is set to approx.
15.734 kHz.
7/30/2019 _m61250bfp
27/52
M61250BFP
Rev.1.0, Sep.23.2003, page 25 of 49
Electrical Characteristics
(Ta = 25C)
Symbol
Item
Inputsig
nal
Test
point
Limits
Unit
No
tes
Subaddress
Pin
SG
Min.
Typ.
Max
00H01H02H03H04H05H06H07H08H
09H0AH0BH0CH0DH0EH0FH10H11H12H13H14H15H16H1
7H18H19H1AH1BH1CH
ICC
Typicalconditions
Pin28=5V,pin25=5V,pin24=0V
40
20
02
00
20
40
80
40
40
00
80
40
40
80
80
80
24
20
00
10
00
00
88
40
00
00
00
00
00
ICC5V
5Vcurrentdrawnbythe
circuit(pins3,4,39,40)
-
-
3,4,39,4
0
95
115
135
mA
VIF/SIF/VIDEO/ChromaVcc
ICC34
Pins3and4current
drawnbythecircuit
-
-
3,4
-
57
-
mA
Referencedata
VIF/SIF/Vcc
ICC3940
Pins39and40current
drawnbythecircuit
-
-
39,4
0
-
57
-
mA
Referencedata
VIDEO/ChromaVcc
ICC8V
8Vcurrentdrawnbythe
circuit
-
-
12,44
32
42
52
mA
Deflection/RGBDrive8VV
cc
ICC12
Pin12currentdrawn
bythecircuit
-
-
12
-
25
-
mA
Referencedata
DeflectionVcc
ICC44
Pin44currentdrawn
bythecircuit
-
-
44
-
17
-
mA
Referencedata
RGBDrive8VVcc
ICC42
Pin42currentdrawn
bythecircuit
-
-
42
4
6
8
mA
8.7VREGVcc
Power
Powersupplycircuit
typicalconditions
Pin28=5V,pin25=0V,pin24=0V
40
adj02
00
20
40
80
40
40
00
80
40
40
80
80
80
24
20
00
10
00
00
88
40
00
00
00
00
00
Vth28
Poweroncontrol
thresholdvoltage
-
-
28
2.6
3
3.4
V
V47H
8.7VREGoutputvoltage1
-
47
8.3
8.7
9.1
V
Pin28=5V
V47L
8.7VREGoutputvoltage2
-
47
-
0
0.3
V
Pin28=0V
V49
5.7VREGoutputvoltage1
-
49
5.5
5.75
6.0
V
Pin28=5V
V32H1
MCU5.7VREG
outputvoltage1
-
-
32
5.4
5.65
5.9
V
Pin28=5V
V32H2
MCU5.7VREG
outputvoltage2
-
-
32
5.4
5.65
5.9
V
Pin28=0V
Reset
Resettypicalconditions
Pin28=5V,pin25=5V
40
adj02
00
20
40
80
40
40
00
80
40
40
80
80
80
24
20
00
10
00
00
88
40
00
00
00
00
00
V30H
Maximumresetoutput
voltage
-
-
30
4.5
5
5.5
V
V30L
Minimumresetoutput
voltage
-
-
30
-
0
0.5
V
TH32
Resetthresholdvoltage
-
-
32
4
4.2
4.4
V
IIC
IICtypicalconditions
-
-
-
-
-
-
-
40
adj02
00
20
40
80
40
40
00
80
40
40
80
80
80
24
20
00
10
00
00
88
40
00
00
00
00
00
IACK
ACKcurrent
-
-
-
1
-
mA
Referencedata
VIL
SCL/SDAVTH(L)
-
-
26,27
0.0
0.75
1.5
V
VIH
SCL/SDAVTH(H)
-
-
26,27
3.5
4.25
5.0
V
FSCL
Clockfrequency
-
-
27
-
-
100
kHz
7/30/2019 _m61250bfp
28/52
M61250BFP
Rev.1.0, Sep.23.2003, page 26 of 49
Test
point
SG
Min.
Typ.
Max.
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0AH0BH0CH0DH0EH0FH
10H
11H
12H13H
14H
15H
16H
17H
18H
19H
1AH1BH1CH
VIF
IFtypicalcondition
s
Pin28=5V,pin25=5V,pin24=0V
40
adj02
00
20
40
80
40
40
00
80
40
40
80
80
80
24
20
001
0
00
00
88
40
00
00
00
00
00
Vdc
Video-detection-waveform
outputdirectcurrentvoltage
-
-
58
2.2
2.7
3.2
V
Pin62=0V
Vo4575
Video-detection-waveform
output(45.75MHz
)
63,64
SG1
58
0.8
1.2
1.5
Vpp
Vo5875
Video-detection-waveform
output(48.75MHz
)
63,64
SG2
58
0.8
1.2
1.5
Vpp
+40
P/N
VideoS/N
63,64
SG3
58
43
50
-
dB
Vf
Videofrequency
characteristics
63,64
SG4
58
4
5.4
-
MHz
Vinmin
Inputsensitivity
63,64
SG5
58
-
45
50
dB
Vinmax
Maximumallowableinput
63,64
SG6
58
100
108
-
dB
GR
AGcontrolrange
-
-
-
50
-
-
dB
Vomax
-Vomin
V63H
IFAGCmaximum
voltage
-
-
62
3.8
4.3
4.8
V
V63T
IFAGCvoltage(80dB)
63,64
SG7
62
2.3
2.8
3.3
V
V63L
IFAGCminimumvoltage
63,64
SG8
62
1.3
1.8
2.3
V
Vdefeat
VIFDETEATfunction
63,64
SG1
58
0
0.1
0.2
Vpp
80
AFT
AFT-detection-waveform
sensitivity
63,64
SG9
2
7
10
13
mV/kHz
V60H
AFTmaximumvoltage
63,64
SG10
2
4.2
4.7
-
V
V60L
AFTminimumvoltage
63,64
SG11
2
-
0.3
0.8
V
V60D
AFTDETEATfunc
tion
-
-
2
2.0
2.5
3.0
V
80
VCU45
Capturerange
(45.75MHzupper)
63,64
SG9
58
1.5
2.2
-
MHz
Centerfrequency=45.75MHz
VCL45
Capturerange
(45.75MHzlower)
63,64
SG9
58
-
-1.8
-1.1
MHz
Centerfrequency=45.75MHz
VCT45
Capturerange
(45.75MHztotal)
-
-
58
2.6
4.0
-
MHz
VCU45-VCL45
VCU58
Capturerange
(58.75MHzupper)
63,64
SG12
58
1.5
2.2
-
MHz
Centerfrequency=58.75MHz
+40
VCL58
Capturerange
(58.75MHzlower)
63,64
SG12
58
-
-1.8
-1.1
MHz
Centerfrequency=58.75MHz
+40
VCT58
Capturerange
(58.75MHztotal)
-
-
58
2.6
4.0
-
MHz
VCU58-VCL58
IM
Intermodulation
63,6
4
SG13
58
-
42
-
dB
Referen
cedata
Symbol
Item
Inputsignal
Limits
Unit
Notes
Subaddress
Pin
7/30/2019 _m61250bfp
29/52
M61250BFP
Rev.1.0, Sep.23.2003, page 27 of 49
Test
point
Limits
SG
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0AH
0BH
0CH0DH0EH
0FH
10H
11H
12H13H
14H
15H
16H
17H
18H
19H
1AH
1BH
1CH
DG
DG
63,6
4
SG14
58
-
3
-
%
Referen
cedata
DP
DP
63,6
4
SG14
58
-
3
-
deg
Referen
cedata
V62H
RFAGmaximumvoltage
63,64
SG15
59
4.3
4.8
-
V
V62L
RFAGminimumv
oltage
63,64
SG16
59
-
0.2
0.7
V
DLPH
RFAGdelaymaximum
point
63,64
SG5
59
95
108
-
dB
00
DLPL
RFAGdelayminim
um
point
63,64
SG5
59
-
58
71
dB
7F
DLP
RFAGdelaypoint
adjustmentrange
-
-
-
33
43
-
dB
DLPH-D
LPL
00-7F
SPN
Syncrate
63,64
SG14
58
25
28
33
%
SIF
SIFtypicalconditio
ns
Pin28=
5V,pin25=5V,pin24=0V
40
adj
02
00
80
20
40
80
40
40
00
80
40
40
80
80
80
24
20
001
0
00
00
88
40
00
00
00
00
00
VAF
AFdirectoutputDCvoltage
-
-
54
2.2
3.0
3.8
V
VoAF
AFdirectoutputvo
ltage
48
SG17
54
280
400
520
mVrms
THDAF
AFdistortionrateo
utput
48
SG17
54
-
0.5
3
%
LIM
Inputlimitsensitivity
48
SG17
54
-
46
58
dB
AM
AMR
R
48
SG18
54
48
54
-
dB
AFSN
AFS/N
48
SG19
51
49
55
-
dB
GEAu
EXTAudiogain
53
SG20
51
-4.1
-2.1
-0.1
dB
40
7F
7F
SCFU
SIFcapturerange
(upper)
48
SG21
54
5.5
7.5
-
MHz
Variable
inputfrequency
SCFL
SIFcapturerange
(lower)
48
SG21
54
-
3
4.0
MHz
Variable
inputfrequency
VOL-
max
Audiooutputmaximum
amplitude
48
SG17
51
280
400
550
mVrms
7F
VOL-minAudiooutputmaximum
attenuation
48
SG17
51
-
-80
-69
dB
Min.
Typ.
Max.
Symbol
Item
Inputsignal
Unit
Notes
Subaddress
Pin
7/30/2019 _m61250bfp
30/52
M61250BFP
Rev.1.0, Sep.23.2003, page 28 of 49
Test
point
Limits
SG
00H01H02H03H04H
05H06H07H08H09H0AH0BH0CH0DH0EH0FH10H11H12H13H14H15H16H17H18H19H1AH1BH1CH
VIDEO
Videotypicalcond
itions
-
-
-
-
-
-
-
Pin28=
5V,pin25=5V,pin24=0V
40
adj02
00
20
40
80
40
40
00
80
40
40
80
80
80
24
20
00
10
00
00
88
40
00
00
00
00
00
2AGTV
VideoSWoutputlevel
(TVinput)
41
SG.A
31
1.6
2.0
2.6
Vpp
2AGEV
VideoSWoutputlevel
(Externalinput)
38
SG.A
31
1.6
2.0
2.6
Vpp
8C
Ymax
Maximumvideooutput
38
SG.A
14,15,
16
2.9
4.2
5.6
V
7F
8C
00
GY
Videogain
38
SG.A
14,15,
16
12
15
18
dB
7F
8C
7F
8C
00
00
FBY
Videofrequency
characteristic
38
SG.B
14,15,
16
-4
-1
-
dB
f=5MHz
,C-trap:OFF
10
CRF1
Chromatrapatten
uation1
38
SG.C
14,15,
16
-
-
-18
dB
8C
00
02
TRF
Chromatrapmaximum
attenuation
38
38
38
38
38
SG.C
14,15,
16
-
-
-20
dB
AtTrap
fineadj.adjustment
8C
00
00-03
YDL1
YDLtime1
SG.A
14,15,
16
190
260
330
nS
8C
00
YDL2
YDLtime2
SG.A
14,15,
16
120
200
280
nS
YDL2=measuredvalue-YDL1measuredvalue
8D
00
YDL3
YDLtime3
SG.A
14,15,
16
120
200
280
nS
YDL3=measuredvalue-YDL2measuredvalue
8E
00
YDL4
YDLtime4
SG.
38
38
38
38
SG.
SG.
SG.
SG.
38
SG.A
14,15,
16
120
200
280
nS
YDL4=measuredvalue-YDL3measuredvalue
8F
00
GTnor
Videotonecontrol
characteristic1
B
14,15,
16
1.0
1.4
1.8
V
f=2.5MHz
8C
00
GTmax
Videotonecontrol
characteristic2
B
14,15,
16
7
10
14
dB
f=2.5MHz
3F
8C
00
GTmin
Videotonecontrol
characteristic3
B
14,15,
16
-6
-2
2
dB
f=2.5MHz
00
8C
00
GT2M
Videotonecontrol
characteristic4
B
14,15,
16
-1
2
5
dB
f=2MHz
8C
00
GT5M
Videotonecontrol
characteristic5
B
14,15,
16
-9
-5
-1
dB
f=5MHz
8C
00
BLS
Blackexpansion
characteristic
38
SG.K
14,15,
16
0.01
0.03
0.05
V
adj8C
00
adj
80
VMF
Videomutefunctio
n
38
SG.A
14,15,
16
-
-45
-35
dB
80
7F
8C
00
Min.
Typ.
Max.
Symbol
Item
Inputsignal
Unit
Notes
Subaddress
Pin
7/30/2019 _m61250bfp
31/52
M61250BFP
Rev.1.0, Sep.23.2003, page 29 of 49
Test
point
Limits
SG
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0AH0BH0CH0DH0EH0FH
10H
11H
12H13H
14H
15H
16H
17H
18H
19H
1AH1BH1CH
CHROM
A
Chromatypicalc
onditions
-
-
-
-
-
-
-
Pin28=5V,pin25=5V,pin24=0V
Veb,Ve
c:typicalinputlevel+6dB
40
adj02
00
20
40
80
40
40
00
80
40
40
80
80
80
24
20
001
0
00
00
88
40
00
00
00
00
00
CnorR
Chromatypicaloutput
(R-Y)
38
SG.C
59
390
560
790
mV
88
C0
40
CnorB
Chromatypicaloutput
(B-Y)
38
38
38
SG.C
59
640
920
1290
mV
88
80
40
ACC1
ACCcharacteristic
1
SG.
38
SG.
38
SG.
38
SG.
SG.
38
SG.E
59
-3
0
3
dB
88
80
40
ACC2
ACCcharacteristic
2
SG.E
59
-4.5
0
1.5
dB
Veb,Ve
c:typicalinputlevel-20dB
88
80
40
OV
Chromaoverload
characteristic
38
SG.E
59
-3
2
5
dB
V=800
mV
80
40
VikN
Killeroperationinp
ut
level
38
SG.E
59
-
-43
-35
dB
Veb,Ve
c:variable
88
88
88
80
40
KillP
Colorremainingon
colorkilling
38
SG.E
59
-
-45
-30
dB
Veb=0mV
80
40
APCU
APCpull-inrange(upper)
38
SG.E
59
-
-600
-300
Hz
feb=fec:variable
88
80
40
APCL
APCpull-inrange(lower)
38
SG.E
59
300
600
-
Hz
feb=fec:variable
88
88
80
40
R/BN
Demodulationratio
38
SG.E
59
0.40
0.57
0.80
-
fec=feb+
50kHz
C0/
80
40
R/BU
Demodulationratio
(USmode)
38
SG.J
14,1
5
-
1.33
-
-
Referen
cedata
20
88
FF
08
C0/
80
40
G/BU
Demodulationratio
(USmode)
38
SG.J
15,1
6
-
0.43
-
-
Referen
cedata
20
88
FF
08
C0/
80
40
R/BJ
Demodulationratio
(JPNmode)
38
SG.J
14,1
5
-
1.31
-
-
Referen
cedata
20
88
FF
06
C0/
80
40
G/BJ
Demodulationratio
(JPNmode)
38
SG.J
15,1
6
-
0.47
-
-
Referen
cedata
20
88
88
88
88
88
FF
06
02
C0/
80
40
R-YN1
Demodulationangle1
E
59
86
103
120
deg
fec=feb+
50kHz
C0/
80
40
R-YN2
Demodulationangle2
E
59
73
90
107
deg
fec=feb+
50kHz
C0/
80
40
TC1
TINTcontrol
characteristic1
E
59
30
45
60
deg
feb=fec+
50kHz
F7
80
40
TC2
TINTcontrol
characteristic2
E
59
30
45
60
deg
feb=fec+
50kHz
00
80
40
Ffsc
fscoutputfrequency
38
SG.C
38
29
3.5
793
3.5
796
3.5
799
MHz
88
Vfsc
fscoutputamplitud
e1
C
29
1.4
2
2.6
Vpp
88
Ffscfree
fscoutputfrequency
infscfreemode
38
SG.C
29
3.5
790
3.5
795
3.5
810
MHz
88
20
Vfsc
fscoutputamplitud
e1
infscfreemode
38
SG.C
29
1.4
2
2.6
Vpp
88
20
Min.
Typ.
Max.
Symbol
Item
Inputsignal
Unit
Notes
Subaddress
Pin
7/30/2019 _m61250bfp
32/52
M61250BFP
Rev.1.0, Sep.23.2003, page 30 of 49
Test
point
Limits
SG
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0AH0BH0CH0DH0EH0FH
10H
11H
12H13H
14H
15H
16H
17H
18H
19H
1AH1BH1CH
RGB
RGBtypicalconditions
-
-
-
-
-
-
-
Pin28=5V,pin25=5V,pin24=0V
40
adj02
00
20
40
80
40
40
00
80
40
40
80
80
80
24
20
001
0
00
00
88
40
00
00
00
00
00
VBLK
Outputblankingvo
ltage
38
38
38
38
38
SG.A
14,15,
16
0
0.1
0.3
V
88
00
GYtyp
Contrastcontrol
characteristic1
SG.B
14,15,
16
2.2
2.8
3.3
Vpp
f=100kH
z
88
88
00
00
00
GYmin
Contrastcontrol
characteristic2
SG.B
14,15,
16
-
200
300
mV
f=100kH
z
GYEnor
Contrastcontrol
characteristic3
SG.A
14,15,
16
2.2
2.8
3.3
V
Pin33=
2.9V
88
00
GYEmin
Contrastcontrol
characteristic4
SG.
38
SG.
38
SG.
38
SG.
38
SG.
38
SG.
38
SG.
38
SG.A
14,15,
16
-
100
200
mV
Pin33=
0.0V
88
00
GYEclip
Contrastcontrol
characteristic5
21,22,
23
SG.F
14,15,
16
0.50
0.65
0.80
V
Pin24=
2.5V
00
88
00
Lumnor
Brightnesscontrol
characteristic1
D
14,15,
16
1.7
2.1
2.5
V
Vy=0.0
V
88
00
Lummax
Brightnesscontrol
characteristic2
D
14,15,
16
2.3
3
-
V
Vy=0.0
V
88
00
FF
Lummin
Brightnesscontrol
characteristic3
D
14,15,
16
-
1.3
2
V
Vy=0.0
V
88
00
00
D(R)1
A
14
2.0
4.0
6.0
dB
88
00
00
7F
D(B)1
Rdrivingcontrol
characteristic1
Bdrivingcontrol
characteristic1
Rdrivingcontrol
characteristic2
Bdrivingcontrol
characteristic3
A
16
2.0
4.0
6.0
dB
88
00
00
7F
D(R)2
A
14
-5.0
-3.0
-1.0
dB
88
00
00
00
D(B)2
A
16
-5.0
-3.0
-1.0
dB
88
88
88
88
00
00
00
00
00
00
EXD1(R)
DigitalOSD(R)
I/Ocharacteristic1
23,24,
38
SG.F,
SG.A
14
1.0
1.5
2.0
Vpp
Vosd=1
.0V,SW23=ON
EXD1(G)
DigitalOSD(G)
I/Ocharacteristic1
22,24,
38
SG.F,
SG.A
15
1.0
1.5
2.0
Vpp
Vosd=1
.0V,SW22=ON
EXD1(B)
DigitalOSD(B)
I/Ocharacteristic1
21,24,
38
SG.F,
SG.A
16
1.0
1.5
2.0
Vpp
Vosd=1
.0V,SW21=ON
EXD2(R)
DigitalOSD(R)
I/Ocharacteristic2
23,24,
38
SG.F,
SG.A
14
200
300
400
mV
Vosd=
1.0V,SW23=ON
EXD2(R
)=Measuredvalue-EXD1(R)
88
00
20
EXD2(G)
DigitalOSD(G)
I/Ocharacteristic2
22,24,
38
SG.F,
SG.A
15
200
300
400
mV
Vosd=
1.0V,SW22=ON
EXD2(G
)=Measuredvalue-EXD1(G)
88
00
20
EXD2(B)
DigitalOSD(B)
I/Ocharacteristic2
21,24,
38
SG.F,
SG.A
16
200
300
400
mV
Vosd=
1.0V,SW21=ON
EXD2(B
)=Measuredvalue
-EXD1(B)
88
00
20
EXD1(R-
G)
DigitalOSD(R-G)
amplitudedifference
-
-
-
-350
0
350
mV
88
EXD1(G-
B)
DigitalOSD(G-B)
amplitudedifference
-
-
-
-350
0
350
mV
88
EXD1(B-
R)
DigitalOSD(B-R)
amplitudedifference
-
-
-
-350
0
350
mV
88
EXA(R)
AnalogOSD(R)
I/Ocharacteristic
23,24,
38
SG.F,
SG.A
14
1.2
2.1
3.0
Vpp
Vosd=0
.7V
40
88
00
10
EXA(G)
AnalogOSD(G)
I/Ocharacteristic
22,24,
38
SG.F,
SG.A
15
1.2
2.1
3.0
Vpp
Vosd=0
.7V
40
88
00
10
EXA(B)
AnalogOSD(B)
I/Ocharacteristic
21,24,
38
SG.F,
SG.A
16
1.2
2.1
3.0
Vpp
Vosd=0
.7V
40
88
00
10
Min.
Typ.
Max.
Symbol
Item
Inputsignal
Unit
Notes
Subaddress
Pin
7/30/2019 _m61250bfp
33/52
M61250BFP
Rev.1.0, Sep.23.2003, page 31 of 49
Test
point
Limits
SG
00H01H02H03H04H
05H06H07H08H09H0AH0BH0CH0DH0EH0FH10H11H12H13H14H15H16H17H18H19H1AH1BH1CH
EXA(R-G)
AnalogOSD(R-G)
amplitudedifference
_
_
_
-350
0
350
mV
88
10
EXA(G-B)
AnalogOSD(G-B)
amplitudedifference
_
_
_
-350
0
350
mV
88
10
EXA(B-R)
AnalogOSD(B-R)
amplitudedifference
Rcutoffcontrol
characteristic1
Gcutoffcontrol
characteristic1
Bcutoffcontrol
characteristic1
Rcutoffcontrol
characteristic2
Gcutoffcontrol
characteristic2
_
_
_
-350
0
350
mV
88
10
OFRG
Offsetvoltage(R-G
)
38
SG.D
14,15
-100
0
100
mV
Vy=0.0
V
88
00
OFBG
Offsetvoltage(B-G
)
38
SG.D
15,16
-100
0
100
mV
Vy=0.0
V
88
00
C(R)1
38
SG.D
14
2.6
2.9
3.2
V
Vy=0.0
V
88
00
FF
C(G)1
38
SG.D
15
2.6
2.9
3.2
V
Vy=0.0
V
88
00
FF
C(B)1
38
38
38
38
38
38
38
38
SG.
SG.
SG.
SG.
SG.
SG.
SG.D
16
2.6
2.9
3.2
V
Vy=0.0
V
88
00
FF
C(R)1
D
14
1.1
1.4
1.7
V
Vy=0.0
V
88
00
00
C(G)1
D
15
1.1
1.4
1.7
V
Vy=0.0
V
88
00
00
C(B)2
Bcutoffcontrol
characteristic2
D
16
1.1
1.4
1.7
V
Vy=0.0
V
88
00
00
Ccon1
Colorcontrol
characteristic1
C
14,15,
16
2
5
8
dB
80
88
7F
Ccon2
Colorcontrol
characteristic2
C
14,15,
16
-
-15
-10
dB
80
88
01
Ccon3
Colorcontrol
characteristic3
C
14,15,
16
-
-40
-35
dB
80
88
00
MTXRB
MatrixratioR/B
SG.G
38
SG.G
14,16
0.81
0.98
1.08
-
88
MTXGB
MatrixratioG/B
15,16
0.29
0.37
0.45
-
88
DOSD1
DigitalOSDswitch
ing
characteristic1
23,24,
38
SG.F,
SG.A
14
-
0.05
0.13
us
Vosd=1
.0V,SW23=ON
DOSD2
DigitalOSDswitch
ing
characteristic2
23,24,
38
SG.F,
SG.A
14
-
0.05
0.13
us
Vosd=1
.0V,SW23=ON
AOSD1
AnalogOSDswitching
characteristic1
23,24,
38
SG.F,
SG.A
14
-
0.05
0.13
us
Vosd=1
.0V
7F
88
10
AOSD2
AnalogOSDswitching
characteristic2
23,24,
38
SG.F,
SG.A
14
-
0.05
0.13
us
Vosd=1
.0V
7F
88
7F
88
7F
88
10
BB(R)
Bluebackground
function(R)
14
1.7
2.1
2.5
V
88
80
BB(G)
Bluebackground
function(G)
15
1.7
2.1
2.5
V
88
80
BB(B)
Bluebackground
function(B)
38
SG.A
16
2.7
3.7
4.7
V
88
80
WB
Whiterasterfunction
38
38
38
SG.A
SG.A
SG.A
14,15,
16
2.7
3.7
4.7
V
88
A0
Min.
Typ.
Max.
Symbol
Item
Inputsignal
Unit
Notes
Subaddress
Pin
7/30/2019 _m61250bfp
34/52
M61250BFP
Rev.1.0, Sep.23.2003, page 32 of 49
Test
point
Limits
SG
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0AH0BH0CH0DH0EH0FH
10H
11H
12H13H
14H
15H
16H
17H
18H
19H
1AH1BH1CH
DEF
Deflectionsystem
typicalconditions
-
-
-
-
-
-
-
Pin28=5V,pin25=5V,pin24=0V
40
adj02
00
20
40
80
40
40
00
80
40
40
80
80
80
24
20
001
0
00
00
88
40
00
00
00
00
00
fH1
Horizontalfree-run
ning
frequency1
-
11
15.3
15.7
16.1
kHz
fH2
Horizontalfree-run
ning
frequency2
-
11
14.7
15.1
15.5
kHz
20
fH3
Horizontalfree-run
ning
frequency3
-
11
15.8
16.2
16.6
kHz
26
Hfree
Forcedhorizontal
free-runningopera
tion
38- - -
SG.A
11
15.3
15.7
16.1
kHz
88
9
0
FPHU
Horizontalpull-inrange
(upper)
38
SG.H
11
250
500
-
Hz
Variable
inputfrequency
88
FPHL
Horizontalpull-inrange
(lower)
38
38
38
SG.H
11
-
-500
-250
Hz
Variable
inputfrequency
88
HPT1
Horizontalpulsetiming1
SG.A
11
12.0
13.5
15.0
s
88
80
80
HPT2
Horizontalpulsetiming2
SG.A
11
2.5
4.0
5.5
s
88
80
9F
HPTW
Horizontalpulsew
idth
-
-
11
21
25
29
s
VH
Horizontalpulse
amplitude
-
-
11
4.7
5.4
-
V
HSTA
Horizontalpulsestart
operation
-
-
11
-
0.0
0.5
V
00
AFCG
AFCgainoperation
38
SG.A
7
2.0
3.0
10.0
dB
88
80
fV
Verticalfree-runnin
g
frequency
-
-
5
55
60
65
Hz
Vfree
Forcedvertical
free-runningopera
tion
38
SG.A
5
55
60
65
Hz
88
64
SVC
Servicemodeoperation
-
-
5
1.0
1.5
2
V
1
8
FPVU
Verticalpull-infreq
uency
(upper)
38
SG.H
5
63
67
-
Hz
Variable
inputfrequency
88
FPVL
Verticalpull-infreq
uency
(lower)
38
SG.H
5
-
55
57
Hz
Variable
inputfrequency
88
VRsi1
Verticalrampsize
38
SG.A
5
1.6
2.0
2.4
Vpp
88
VRsc1
Verticalrampsize
controlrange1
38
SG.A
5
2.0
2.4
2.8
Vpp
88
30
VRsc2
Verticalrampsize
controlrange2
38
38
38
SG.A
5
0.8
1.2
1.6
Vpp
88
00
VRpo1
Verticalrampposition
controlrange1
SG.A
5
18
38
58
s
88
88
VRpo2
Verticalrampposition
controlrange2
SG.A
5
840
860
880
s
Measuredvalue-VRpo1
1
7
Min.
Typ.
Max.
Symbol
Item
Inputsignal
Unit
Notes
Subaddress
Pin
7/30/2019 _m61250bfp
35/52
M61250BFP
Rev.1.0, Sep.23.2003, page 33 of 49
Test
point
Limits
SG
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0AH0BH0CH0DH0EH0FH
10H
11H
12H13H
14H
15H
16H
17H
18H
19H
1AH1BH1CH
VW
Verticalpulsewidth
38
SG.A
20
0.35
0.53
0.65
ms
88
VBLKW
Verticalblankingw
idth
38
SG.A
14,15,
16
1.32
1.47
1.62
ms
88
00
VBLKW
VS1
Verticalblankingw
idth
VSHIFT1
38
SG.A
14,15,
16
1.35
1.50
1.65
ms
88
00
08
VBLKW
VS2
Verticalblankingw
idth
VSHIFT2
38
SG.A
14,15,
16
1.73
1.88
2.03
ms
88
00
0C
VBLKW
VS3
Verticalblankingw
idth
VSHIFT3
38
SG.A
14,15,
16
2.11
2.26
2.41
ms
88
00
0F
WVSS
Verticalblankingw
idth
38
SG.I
5
14
-
-
us
Variable
inputsignalduty
88
MONIT
ORING
Intelligentmonitor
systemtypicalcon
ditions
-
-
-
-
-
-
-
Pin28=5V,pin25=5V,pin24=0V
40
adj02
00
20
40
80
40
40
00
80
40
40
80
80
80
24
20
001
0
00
00
88
40
00
00
00
00
00
MONI1
Intelligentmonitor
1
(compositesync)
41
SG.A
18
4.0
4.9
5.0
Vpp
Note:This
LSIcannotoperatecorrectly
ifMONI1isusedwhiletheH-freebusbit(13H-D7)issetto1.
00
MONI2
Intelligentmonitor
2
(AFT)
63,64
SG.7
18
2.0
2.5
3.0
V
10
MONI3-1
Intelligentmonitor
3-1
(RFAGC1)
-
-
18
4.0
4.3
4.6
V
20
MONI3-2
Intelligentmonitor
3-2
(RFAGC2)
63,64
SG.7
18
0.88
0.93
0.98
-
Pin18v
oltage/pin59voltage
AtRFA
GCvoltagehigh
20
MONI6
Intelligentmonitor
6
(videoSWoutput)
41
SG.A
18
0.76
0.95
1.24
Vpp
50
MONI7
Intelligentmonitor
7
(Gout)
41
SG.A
18
1.5
2.0
2.5
Vpp
Amplitudemeasuredfromblankinglevel
00
60
MONI8
Intelligentmonitor
8
(Rout)
41
SG.A
18
1.5
2.0
2.5
Vpp
Amplitudemeasuredfromblankinglevel
00
70
MONI9
Intelligentmonitor
9
(Bout)
41
SG.A
18
1.5
2.0
2.5
Vpp
Amplitudemeasuredfromblankinglevel
00
80
MONI10
Intelligentmonitor
10
(ACL)
-
-
18
3.5
4.0
4.5
V
90
MONI11
Intelligentmonitor
11
(Vsync)
41
SG.A
18
3.5
4.0
4.5
Vpp
A0
MONI12
Intelligentmonitor
12
(Hout)
41
SG.A
18
3.6
4.0
4.4
Vpp
B0
MONI13
Intelligentmonitor
13
(VIFVcc)
-
-
18
2.30
2.50
2.70
V
C0
MONI14
Intelligentmonitor
14
(Start-upVcc)
-
-
18
2.55
2.70
2.85
V
D0
MONI15
Intelligentmonitor
15
(video/chromaVcc
)
-
-
18
2.30
2.50
2.70
V
E0
MONI16
Intelligentmonitor
16
(HiVcc)
-
-
18
2.55
2.70
2.85
V
F0
MONI1-C
IntelligentmonitorI-C
(SyncratioatHfreem
ode)
41
SG.A
18
50
100
-
%
InputSYNCratiomeasuredatHfreemode
009
0
Min.
Typ.
Max.
Symbol
Item
Inputsignal
Unit
Notes
Subaddress
Pin
7/30/2019 _m61250bfp
36/52
M61250BFP
Rev.1.0, Sep.23.2003, page 34 of 49
Method of Measurement of Electrical Characteristics
VIF block
P/N: Video S/N
1. Input SG3, and measure the rms value (noise value) for the signal output from pin 58.
2. The P/N is defined as follows.
P/N = 20 log V0 measured value (Vp-p) x 103
x 0.7Noise measured value (mVrms) (dB)
Vf: Video frequency characteristic
1. Input SG4, and adjust the f2 frequency so that the 1 MHz beat component is output to pin 58.
2. Adjust the voltage applied to pin 62 so that the 1 MHz beat component at pin 62 is 100 dB.
3. Gradually reduce the f2 frequency, and measure the frequency at which the beat component is 3 dB lower than the
level at 1 MHz.
Vin min: Input sensitivity
1. Lower the level of SG5 so that the input level is 3 dB lower than the value measured under video-detection-wave
output for the V0 item.
Vin max: Maximum allowable input
1. Input SG6 at 90 dB.
2. The output level of Pin 58 at this point should be VA. Increase the amplitude of SG6 so that the input level indicates
an output level for Pin 58 that is 3 dB lower than VA.
AFT: AFT detection sensitivity
V2H: AFT maximum voltage
V2L: AFT minimum voltage
AFT is defined as follows.
AFT = (3.0 - 10.) x 103
mV
df KHz (mV/KHz)
7/30/2019 _m61250bfp
37/52
M61250BFP
Rev.1.0, Sep.23.2003, page 35 of 49
IM: Inter-modulation
1. Input SG13 to Pins 63 and 64.
2. Measure the 0.92 MHz component and 3.58 MHz component of the pin 58 output.
3. IM is defined as follows.
IM = 20 log 0.92 MHz component
3.58 MHz component (dB)
DLPH: RF AGC delay maximum point DLPL: RF AGC delay minimum point
1. Input SG5 to pins 63 and 64.
2. Change the amplitude of SG5 and measure the level at which the voltage of pin 59 is 2.5 V.
SIF block
LIM: Input limiting sensitivity
Gradually decrease the input level of SG17, and measure the input level at the point when the 400 Hz component of
Pin 58 is 3 dB lower than VoAF.
AMR: AMR
1. Measure the 400 Hz component for Pin 54 and set it as Vam.
2. AMR is defined as follows.
AMR = 20 log VoAF (mVrms)
Vam (mVrms) (dB)
AFSN: AF S/N
1. Measure the noise (20 Hz to 100 kHz) of the Pin 51 output.
2. AF S/N is defined as follows.
AF S/N = 20 log VoAF max
Measured value (dB)
Video clock
2AGTV: Video SW output level (TV input) 2AGEV: Video SW output level (External input)
1. Input SG.A to pin 41 (2AGTV) or pin 38 (2AGEV).
2. The amplitude (p-p) at pin 31 is measured.
*In order to select TV or external input, use the subaddress 06H.
Ymax: Maximum video output
1. Input SG.A to pin 38.
2. Measure the amplitude (p-p) other than the blanking part of the output of pins 14, 15, 16.
7/30/2019 _m61250bfp
38/52
M61250BFP
Rev.1.0, Sep.23.2003, page 36 of 49
FBY: Video frequency characteristic
1. Input SG.B (5 MHz, 0.4 Vp-p) to pin 38.
2. Measure the amplitude (p-p) other than the blanking part of the output of pins 14, 15, 16, take the result tobe YB.
3. FYB is defined as follows.
FYB = 20 log YB (Vp-p)
GY (Vp-p) (dB)
CRF1: Chroma trap attenuation 1 (normal R/G/B output)
TRF maximum chroma trap attenuation
1. Input SG.C to pin 38, measure the 3.58 MHz frequency level with TRAP ON/OFF (02H D4) DATA 1, take this to
be N0.
2. Also measure the level with TRAP ON/OFF (02H D4) DATA 0.
3. CRF1 is defined as follows.
CRF1 = 20 log Measured value (mVp-p)
N0 (mVp-p) (dB)
4. Take the minimum value of CRF1 when the I2C BUS data of the TRAP fine ADJ (12H D0/D1) is adjusted to be
TRF.
YDL1: YDL time 1
1. Input SG.A to pin 38.
2. Measure the delay time relative to the input signal of pins 14, 15, 16.
The delay time at 50% rise level is measured.
YDL2, 3, 4: YDL time 2, 3, 4
1. Input SG.A to pin 38.
2. Measure the delay time of the input signal and the pin 14, 15, 16 output signals.
3. YDL2, YDL3, YDL4 are defined as follows.
YDL2 = measured value (ns) - YDL1 (measured value)
YDL3 = measured value (ns) - YDL2 (measured value)
YDL4 = measured value (ns) - YDL3 (measured value)
GTmax: Video tone control characteristic 2
1. Input SG.B (f = 2.5 MHz) to pin 38.
2. The output amplitude of pins 14, 15, 16 when the video tone data is at the center (20 H) is taken to be GTnor.
3. The output amplitude of pins 14, 15, 16 when the video tone data is maximum is measured.
4. GTmax is defined as follows.
GTmax = 20 log Measured value (Vp-p)
GTnor (mVp-p) (dB)
7/30/2019 _m61250bfp
39/52
M61250BFP
Rev.1.0, Sep.23.2003, page 37 of 49
GTmin: video tone control characteristic 3
1. Input SG.B (f=2.5 MHz) to pin 38.
2. The output amplitude of pins 14, 15, 16 when the video tone data is at the center (20 H) is taken to be GTnor.
3. The output amplitude of pins 14, 15, 16 when the video tone data is minimum is measured.
4. GTmin is defined as follows.
GTmin = 20 log Measured value (Vp-p)
GTnor (mVp-p) (dB)
GT2M: Video tone control characteristic 4
1. Take pin 14, 15, 16 output amplitude when input signal frequency is 2.5 MHz to be GTnor.
2. Input SG.B (f = 2 MHz) to pin 38.
3. Measure pin 14, 15, 16 output amplitude.
4. GT2M is defined as follows.
GT2M = 20 log Measured value (Vp-p)
GTnor (mVp-p) (dB)
GT5M: Video tone control characteristic 5
1. Take pin 14, 15, 16 output amplitude when input signal frequency is 2.5 MHz to be GTnor.
2. Input SG.B (f = 2 MHz) to pin 38.
3. Measure pin 14, 15, 16 output amplitude.
4. GT5M is defined as follows.
GT5M = 20 log Measured value (Vp-p)
GTnor (mVp-p) (dB)
BLS: black stretch characteristic
1. Input SG.K to pin 38.
2. With black stretch off (02H D1 = 1), adjust the contrast (05H) and brightness (0AH), and set the pin 14, 15, 16
output level of the first stage (lowest stage) to 2.0 V, and the output level of the eighth stage (highest stage) to 4.6
V.
3. Change black stretch to on (02H D1 = 0), and measure the pin 14, 15, 16 first stage output level.
4. BLS is defined as follows.BLS = 2.0 - measured value (V)
VMF: Video mute function
1. Input SG.A to pin 38.
2. With the mute switch (02H D7) on "VMFon", off "VMFoff", measure the output amplitude.
3. VMF is defined as follows.
VMF = 20 log VMFon (Vp-p)
VMFoff (Vp-p) (dB)
7/30/2019 _m61250bfp
40/52
M61250BFP
Rev.1.0, Sep.23.2003, page 38 of 49
Chroma block
CnorR: Chroma typical output (R-Y)
CnorB: Chroma typical output (B-Y)
1. Input SG.C to pin 38.
2. When "test mode" I2C data is 18H D6=1, 18H D7=1 and 19H D6=1 and when "test mode" I2C data is 18HD6=0, 18H D7=1 and 19H D6=1, take the pin 59 output amplitude to be the chroma typical output (R-Y)and chroma typical output (B-Y), respectively.
ACC1: ACC characteristic 1
1. Input SG.E (eb=570 mV: level + 6 dB) to pin 38.
2. Measure the pin 59 output amplitude.
3. ACC1 is defined as follows.
ACC1 = 20 log measured value (mVp-p)
chroma typical output 1 (mVp-p) (dB)
ACC2: ACC characteristic 2
1. Input SG.E (input level: -18 dB) to pin 38.
2. Measure the pin 59 output amplitude.
3. ACC2 is defined as follows.
ACC2 = 20 log measured value (mVp-p)
chroma typical output 1 (mVp-p) (dB)
OV: Chroma overload characteristic
1. Input SG.E (eb=800 mVp-p) to pin 38.
2. Measure the pin 59 output amplitude.
3. OV is defined as follows.
OV = 20 log measured value (mVp-p)
chroma typical output 1 (mVp-p) (dB)
VikN: Killer operation input level1. Input SG.E (variable level) at input level 0 dB to pin 38.
2. While monitoring the pin 59 output amplitude, lower the input level, and measure the input level when the output
amplitude vanishes.
KillP: Hue remaining with killer
1. Input SG.E (level: -40 dB) to pin 38.
2. Measure the pin 59 output amplitude.
APCU: APC pull-in range (upper)
APCL: APC pull-in range (lower)
1. Input SG.E (feb-fec-3.579545 MHz) to pin 38.
2. After raising the frequency until the output from pin 59 vanishes, lower the frequency, and take the point at whichan output appears to be fu.
3. After lowering the frequency until the output from pin 59 vanishes, raise the frequency, and take thepoint at which an output appears to be fl.
4. APCU and APCL are defined as follows.APCU = fu 3579545 Hz
APCL = fl 3579545 Hz
7/30/2019 _m61250bfp
41/52
M61250BFP
Rev.1.0, Sep.23.2003, page 39 of 49
R/BN: Demodulation ratio R-Y/B-Y
1. Input SG.E (eb = single chroma = ec + 50 kHz) to pin 38.
2. Take the pin 59 output amplitude when "test mode" I2C data is 18H D6=1, D7=1 to be VRY.
3. Take the pin 59 output amplitude when "test mode" I2C data is 18H D6=0, D7=1 to be VBY.
4. R/BN is defined as follows.
R/BN = VRY (mVp-p)
VBY (Vp-p) (dB)
R/BU, G/BU: Demodulation ratio
R/BJ, G/BJ: Demodulation ratio
1. Input SG.J to pin 38.
2. Take the pins 14, 15, 16 output amplitude when video mute on ( 02H D7 = 1, D7 = 1) and US mode (15H D3 = 1)
are specified to be URY, UGY, and UBY, respectively.
3. Take the pins 14, 15, 16 output amplitude when video mute on ( 02H D7 = 1, D7 = 1) and JPN mode (15H D1 = 1,
D2=1) are specified to be JRY, JGY, and JBY, respectively.
4. R/BU, G/BU, R/BJ, and G/BJ are defined as follows.
R-YN: Demodulation angle
1. Input SG.E (eb = single chroma = ec + 5 kHz) to pin 38.
2. Take the pin 59 output amplitude when "test mode" I2C data is 18H D6=1, D7=1 to be VRY.
3. Take the pin 59 output amplitude when "test mode" I2C data is 18H D6=0, D7=1 to be VBY.
4. R/YN is defined as follows.
*The vector is determined taking the demodulator gain into account.
TC1: TINT control characteristic 1
TC2: TINT control characteristic 2
1. Input SG.C (see figure below) to pin 38. Measure the absolute angle with reference to the pin 59 output voltage,
referring to the figure below.
2. Take the TINT data center part (07H data 40H) to be reference angle "TC", determine the TINT DATA maximum
and minimum values. TC1 and TC2 are defined as follows.
TC = TCmax TC(deg)
TC = TC TCmin (deg)
7/30/2019 _m61250bfp
42/52
M61250BFP
Rev.1.0, Sep.23.2003, page 40 of 49
RGB interface block
VBKL: Output blanking voltage
1. Input SG.A to pin 38.
2. Measure the voltage of the pin 14, 15, 16 pedestal and blanking parts.
GYmax: Contrast control characteristic 1
GYmin: Contrast control characteristic 2
1. Input SG.B (f=100 kHz) to pin 38.
2. Measure the pin 14, 15, 16 output amplitude.
GYEnor: Contrast control characteristic 3
GYEmin: Contrast control characteristic 4
1. Input SG.A to pin 38.2. Measure the pin 14, 15, 16 output amplitude when applying 2.9 V and 0 V to pin 33.
GYEclip: Contrast control characteristic 5
1. Input SG.F to pins 21, 22, 23, 24.
2. Minimize the contrast control data, and measure the output amplitude at and above the pedestal part of pins 14, 15,
16.
The amplitude of the blanking part is not measured.
Lum nor: Brightness control characteristic 1
Lum max: Brightness control characteristic 2
Lum min: Brightness control characteristic 3
1. Input SG.D (Vy=0 V) to pin 38.2. Measure the DC voltage other than the blanking part of the output of pins 14, 15, 16.
D(R)1: R drive control characteristic 1
1. Input SG.A to pin 38.
2. Measure the pin 14 output amplitude when the drive control data is at center and is maximum, take theresults to be DRnor and DRmax respectively.
3. D(R)1 is defined as follows.
D(B)1: B drive control characteristic 1
1. Input SG.A to pin 38.
2. Measure the pin 16 output amplitude when the drive control data is at center and is maximum, take the results to be
DBnor and DBmax respectively.
3. D(B)1 is defined as follows.
7/30/2019 _m61250bfp
43/52
M61250BFP
Rev.1.0, Sep.23.2003, page 41 of 49
D(R)2: R drive control characteristic 2
1. Input SG.A to pin 38.
2. Measure the pin 14 output amplitude when the drive control data is at center and is minimum, take the results to be
DRnor and DRmin respectively.
3. D(R)2 is defined as follows.
D(B)2: R drive control characteristic 2
1. Input SG.A to pin 38.
2. Measure the pin 16 output amplitude when the drive control data is at center and is minimum, take the results to be
DBnor and DBmin respectively.
3. D(B)2 is defined as follows.
EXD(R): Digital OSD(R) input/output characteristic
EXD(G): Digital OSD(G) input/output characteristic
EXD(B): Digital OSD(B) input/output characteristic
1. Input SG.F (Vosd=1.0 V) to pins 21, 22, 23, 14.
2. Measure the output amplitude at and above the pedestal part in pins 14, 15, 16. The amplitude of the blanking part
is not measured.
EXD(R-G): Digital OSD (R-G) amplitude difference
EXD(G-B): Digital OSD (G-B) amplitude difference
EXD(B-R): Digital OSD (B-R) amplitude difference
1. EXD(R-G), EXD(G-B) and EXD(B-R) are defined as follows.
EXD(RG) = EXD(R)EXD(G)
EXD(GB) = EXD(G)EXD(B)
EXD(BR) = EXD(B)EXD(R)
7/30/2019 _m61250bfp
44/52
M61250BFP
Rev.1.0, Sep.23.2003, page 42 of 49
EXA(R): Analog OSD(R) input/output characteristic
EXA(G): Analog OSD(G) input/output characteristic
EXA(B): Analog OSD(B) input/output characteristic
1. Input SG.F (Vosd=1.0 V) to pins 21, 22, 23, 14.
2. Measure the output amplitude at and above the pedestal part in pins 14, 15, 16. The amplitude of the blanking part
is not measured.
EXA(R-G): Analog OSD (R-G) amplitude difference
EXA(G-B): Analog OSD (G-B) amplitude difference
EXA(B-R): Analog OSD (B-R) amplitude difference
1. EXA(R-G), EXA(G-B) and EXA(B-R) are defined as follows.
EXA(RG) = EXA(R)EXA(G)
EXA(GB) = EXA(G)EXA(B)
EXA(BR) = EXA(B)EXA(R)
C(R)1: R cutoff characteristic 1
C(G)1: G cutoff characteristic 1
C(B)1: B cutoff characteristic 1
C(R)2: R cutoff characteristic 2
C(G)2: G cutoff characteristic 2
C(B)2: B cutoff characteristic 2
1. Input SG.D (Vy=0 V) to pin 38.
2. Measure the DC voltage of other than the blanking part in the outputs of pins 14, 15, 16.
Ccon1: color control characteristic 1
Ccon2: color control characteristic 2
Ccon3: color control characteristic 3
1. Input SG.C to pin 38.
2. Measure the output amplitudes of pins 14, 15, 16 when IIC DATA 08H=40h, take this to be Ccon0.
3. Measure the output amplitudes of pins 14, 15, 16 under each set of conditions.
4. Ccon1, Ccon2, Ccon3 are defined as follows.
Ccon1, Ccon2, Ccon3 = 20 log measured value (Vp-p)
Ccon0 (Vp-p) (dB)
7/30/2019 _m61250bfp
45/52
M61250BFP
Rev.1.0, Sep.23.2003, page 43 of 49
MTXRB: Matrix ratio R/B
MTXGB: Matrix ratio G/B
1. Input SG.G (rainbow color bar) to pin 38.
2. Measure the output amplitude when pins 14, 15, 16 are respectively VR, VG, VB.
3. MTXRB, MTXGB are defined as follows.
DOSD1: Digital OSD switching characteristic 1
DOSD2: Digital OSD switching characteristic 2
1. Input SG.F (Vosd=1.0 V) to pins 21, 22, 23, 24.
2. Measure the rise time and fall time of the output signals of pins 14, 15, 16 at and above pedestal level. The blanking
part is not measured.
AOSD1: Analog OSD switching characteristic 1
AOSD2: Analog OSD switching characteristic 2
1. Input SG.F (Vosd=1.0 V) to pins 21, 22, 23, 24.
2. Measure the rise time and fall time of the output signals of pins 14, 15, 16 at and above pedestal level. The blanking
part is not measured.
BB(R): Blue back function (R)
BB(G): Blue back function (G)
BB(B): Blue back function (B)
1. Input SG.A to pin 38.2. Measure the output amplitude (p-p) of pins 14, 15, 16 other than the blanking part.
7/30/2019 _m61250bfp
46/52
M61250BFP
Rev.1.0, Sep.23.2003, page 44 of 49
WB: White raster function
1. Input SG.A to pin 38.
2. Measure the output amplitude (p-p) of pins 14, 15, 16 other than the blanking part.
Deflection block
fH1: Horizontal free-running frequency 1
fH2: Horizontal free-running frequency 2
fH3: Horizontal free-running frequency 3
Measure the frequency of pin 11 with no input.
Hfree: Forced horizontal free-running operation
1. Input SG.A to pin 38.
2. Set H-FREE CONTROL DATA to on, measure the frequency at pin 11.
FPHU: Horizontal pull-in range (upper)
FPHL: Horizontal pull-in range (lower)
1. Input SG.H to pin 38.
2. Change the frequency of SG.H, measure the frequency range for which the pin 11 output signal and pin 38 input
signal are pulled in, with respect to the video signal horizontal frequency.
HPT1: Horizontal pulse timing 1
HPT2: Horizontal pulse timing 2
1. Measure the horizontal pulse timing using the method for HPT1.
2. Typical
HPT2 = (measured value) - HPT1
HPTW: Horizontal pulse width
VH: Horizontal pulse amplitude
7/30/2019 _m61250bfp
47/52
M61250BFP
Rev.1.0, Sep.23.2003, page 45 of 49
HSTA: Horizontal pulse stop operation
Confirm that when H.START SW OFF (0FH:D7=0), the horizontal output goes low.
AFCG: AFC gain operation
1. Measure the pin 7 output amplitude during AFC switching, taking the result during SW ON to be AFCon, and
during SW OFF to be AFCoff.
2. AFCG is defined as follows.
fV: Vertical free-running frequency
Measure the pin 5 output frequency with no input.
Vfree: Forced vertical free-running operation
1. Input SG.A to pin 38.
2. Set V-FREE CONTROL DATA to on, measure the pin 5 output amplitude.
SCV: Service mode operation
Measure the pin 5 output DC voltage with the service switch on.
FPVU: Vertical pull-in frequency (upper)
FVPL: Vertical pull-in frequency (lower)
Change the SG.H vertical frequency, and measure the frequency when the pin 5 output waveform is pulled in.
VRsi: Vertical ramp size
VRsc1: Vertical ramp size control range 1
VRsc2: Vertical ramp size control range 2
VRpo1: Vertical ramp position control range 1
VRpo2: Vertical ramp position control range 2
1. Measure the vertical ramp timing using the same method as for VRpo1.
2. VRpo2 is defined as follows.
VRpo2 = (measured value) VRpo1
7/30/2019 _m61250bfp
48/52
M61250BFP
Rev.1.0, Sep.23.2003, page 46 of 49
VW: Vertical pulse width
VBLKW: Vertical BLK width