Upload
aldous-porter
View
212
Download
0
Embed Size (px)
Citation preview
FWD DETECTORS 11-03-2003
ALICE FORWARD DETECTORS workshop. AGENDATuesday, March 11th, 2003 at 09.15. 160-R-009
1. Introduction and main deadlines, Jens Jørgen Gaardhøje (10')2. Integration status. Lars Leistam and/or Ch. Gregory (25')3. Presentation of FWD dets. integration coord. Ettore Rosso.
(10')4. News and update on status of the
T0 (W. Trzaska, V. Grigoriev) (25') V0 (Jean Yves Grossiord, Ana Becerill) (25') Si-FMD (Børge Svane Nielsen ) (25')5. Discussion on TDR planning (60').Lunch6. Latest on FMD simulations, Alla Maievskaia. (20')7. Update on Greek DAQ efforts, Martha Spyropoulou-Stassinaki
(20')8. DCS status (if needed, re. DCS meeting on monday)9. AOB
Main FWD Events
1. Wednesd. 12-3-03 Forum: T0 (WT), V0(JYG)2. Frid. 14-3-03 Installation Review: ITS+FWD
(FT)3. Tuesd. 25-3-03 11.00-12.30 Comprehensive
Review :T0+V0+FMD (WT, JJG)
4. (?) TDR editorial meeting. Alice week? 5. Summer ’03. TDR6. July-Nov ’04. Pre-Assembly Test.
(Vac.Ch., ITS, T0,V0,Si-FMD, TPC …)7. April-May ’06. Install V0, T0, Si-FMD on muon
side8. June ’06 TPC slide in. TPC finished in November.9. End ’06. Install V0,T0,Si-FMD on left side.
TDR layout
Alice collab list. (5pgs)Summary of contents (2pgs)Table of contents. List of tables and figs. (4pgs)Color pictures of selected det. elements etc. (6pgs)1. Physics objectives and design considerations
T0, V0, Si-FMD trigger, timing, on-line mult, off-line mult, fluct, bgd rejection, overall performance, coverage etc ... (10 pgs)
2. Design objectives, mechanical structure, Integration T0, V0, Si-FMD mounting, tolerances, clearances, inst. seq.,
cooling, cabling ... (10pgs)3. T0 (30 pgs)4. V0 (30 pgs)5. Si-FMD (30 pgs)6. Installation, slow control, DAQ, safety. (10 pgs)7. Organization (5 pgs) Group org., construction, installation, cost 8. References. (4pgs)9. Index (2 pgs)
(approx. 150 pgs)
Si-FMD
5. Si-FMD5.1 Overview and objectives5.2 General design and geometry 5.3 Si-sensor design5.4 FEE electronics (w/ prototype tests)
5.4.1 Pre ampl. Board5.4.2 Digitizer Board
5.5 BE and RO electronics (w/ prototype) 5.5.1 Read-out unit
5.5.2 DDL and Receiver unit 5.6 Power and cables5.7 DAQ and DCS5.8 Calibration, maintenance/repair5.9 Services, mechanical mounting, alignment, installation 5.10 Performance
T0
3. T0
V0
4. V0
Responsibilities and time table
• Main editorial/coordination group. • Technical editor• Chapter editors/responsible (need ’indians’)• Figures/tables
1. Draft of indiv. Chapters: April 15. Identifying missing items.2. 1rst complete draft: 1. May 20033. In depth internal grp. Review: June ALICE week.4. Circulation of draft in collab. : July 1rst.5. Revision of document: August 20036. Printing :october 2003
Format: LateX or Word: