8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 1/18

1 | P a g e  

PRASHANSHA PUSHP

REG.ID-->11101367

SEC-->K2106

COMPARISION OF INTEL

XENON SERIES

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 2/18

2 | P a g e  

 ABSRTRACT

In this term paper on the topic,comparision of different xenon intel

microprocessors,their features,benifits and architecture.

We first take xenon intel microprocessor and then take all its family,give a briefintroduction of its family on the basis of table construction.

Its family mainly contains Gallatin,Foster,Nocona,dempesey,woodcrest,cornoe

Wolfdale DP,Clovertown,Harpertown,Nehalem-EP,Bloomfield,Beckton

(65xx),Westmere-EX (E7-2xxx),Sandy Bridge-EP Irwindale,Paxville etc.

The Xeon microprocessor from Intel is a CPU brand targeted at the server

and workstation markets. It competes with AMD's Opteron.

 

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 3/18

3 | P a g e  

The Xeon is a brand of

multiprocessing- or multi-socket-

capable x86microprocessors from Int

el Corporation targeted at the non-

consumerworkstation, server, 

and embedded system markets.

The Xeon brand has been

maintained over several generationsof x86 and x86-64 processors. Older

models added the Xeonmoniker to

the end of the name of their

corresponding desktop processor,

 but more recent models used thename Xeon on its own.

The Xeon CPUs generally havemore cache than their desktop

counterparts in addition to

multiprocessing capabilities.

0.Intel Xeon processor family

Server –  (UP/DP) 3000/5000 series Server –  (MP) 7000 series

Code-

namedCore

Date

released

Code-

namedCore

Date

released

Drake (250 nm) Jun 1998

TannerCascades

(250 nm)(180 nm)

Mar 1999Oct 1999

Foster

PrestoniaGallatin

 Nocona

Irwindale

Paxville

Dempsey

(180 nm)

(130 nm)

(130 nm)(90 nm)

(90 nm)

dual

(90 nm)

dual

(65 nm)

May 2001

Feb 2002Mar 2003

Jun 2004

Feb 2005

Oct 2005

May 2006

Foster MP

Gallatin MPCranford

Potomac

Paxville MP

Tulsa

(180 nm)

(130 nm)

(90 nm)(90 nm)

dual

(90 nm)

dual

(65 nm)

Mar 2002

 Nov 2002Mar 2005

Mar 2005

Dec 2005

Aug 2006

Sossaman

Woodcrest

ConroeAllendale

dual

(65 nm)

dual(65 nm)

Mar 2006

Jun 2006

Oct 2006Jan 2007

Tigerton

Dunnington

Dunnington

dual

(65 nm)

quad(45 nm)

Sep 2007

Sep 2008

Sep 2008

Xeon

Produced From 1998 to present

Common

manufacturer(s)

Intel

Max. CPU clock

rate

400 MHz to 4.4 GHz

FSB speeds 100 MHz to 8.0 GT/s

Instruction set   IA-32, x86-64

Microarchitecture Sandy Bridge,

 Nehalem, Core, NetBurst, P6

Cores 1, 2, 4, 6, 8, or 10

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 4/18

4 | P a g e  

Wolfdale

Kentsfield

Yorkfield

dual

(65 nm)

dual

(65 nm)

dual(45 nm)

quad

(65 nm)

quad

(45 nm)

Feb 2008

Jan 2007

Mar 2008

six (45 nm)

Wolfdale DP

Clovertown

Harpertown

 Nehalem-EPBloomfield

Beckton

(65xx)

Westmere-

EX (E7-2xxx)

Sandy

Bridge-EP

dual (45 nm)

quad (65 nm)

quad (45 nm)dual/quad (45 nm)

quad (45 nm)

quad/six/eight

(45 nm)six/eight/ten

(32 nm)dual/quad/six/eight

(32 nm)

 Nov

2007

 Nov

2006

 Nov

2007Mar

2009

Mar

2009

Mar2010

Apr

2011

Mar

2012

Beckton

(75xx)

Westmere-EX

(E7-4xxx/8xxx)

quad/six/eight

(45 nm)

six/eight/ten

(32 nm)

Mar

2010

Apr

2011

Pentium II Xeon

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 5/18

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 6/18

6 | P a g e  

Produced From March 2003 to

2004

Max. CPU clock

rate

1500 MHz to

3200 MHz

FSB speeds 400 MT/s to 533 MT/s

Min. feature size 130 nm

Instruction set   x86

Microarchitecture  NetBurst

CPUID code 0F7x

Product code 80537

Cores 1

L1 cache 8 kB + 12 kuOps trace

cache

L2 cache 512 Kb

L3 cache 1 MB, 2 MB, 4 MB

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 7/18

7 | P a g e  

Application DP and MP Server

Package(s) Socket 603 Socket 604

Brand name(s) Xeon

7000-series "Paxville MP"

An MP-capable version of Paxville

DP, codenamed Paxville MP, product

code 80560, was released on 1

 November 2005. There are two

versions: one with 2 MB of L2 Cache

(1 MB per core), and one with 4 MB

of L2 (2 MB per core). Paxville MP,

called the dual-core Xeon 7000-

series, was produced using a 90 nm

 process.

Paxville

Produced From October 2005 to

August 2008

Max. CPU clock

rate

2667 MHz to

3000 MHz

FSB speeds 667 MT/s to 800 MT/s

Min. feature size 90 nm

Instruction set   x86

Microarchitecture  NetBurst

CPUID code 0F48

Product code 80551, 80560

Cores 2

L2 cache 2×2 MB

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 8/18

8 | P a g e  

Application DP Server, MP Server

Package(s) LGA 771, Socket 604

Brand name(s) Xeon

7100-series "Tulsa"

Released on 29 August 2006,[2] the

7100 series,

codenamed Tulsa (product code

80550), is an improved version of

Paxville MP, built on a 65 nm

 process, with 2 MB of L2 cache

(1 MB per core) and up to 16 MB of

L3 cache. It usesSocket 604 [1]. Tulsa

was released in two lines: the N-line

uses a 667 MT/s FSB, and the M-line

uses an 800 MT/s FSB. The N-line

ranges from 2.5 GHz to 3.5 GHz

(model numbers 7110N-7150N), and

the M-line ranges from 2.6 GHz to

3.4 GHz (model numbers 7110M-

7140M).

Produced From August 2006 to

August 2008

Max. CPU clockrate

2500 MHz to3500 MHz

FSB speeds 667 MT/s to 800 MT/s

Min. feature size 65 nm

Instruction set   x86

Microarchitecture  NetBurst

CPUID code 0F68

Product code 80550

Cores 2

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 9/18

9 | P a g e  

L2 cache 2×1 MB

L3 cache 16 MB

Application MP Server

Package(s) Socket 604

Brand name(s) Xeon 71xx

5000-series "Dempsey"

Dempsey

Produced From May 2006 to

August 2008

Max. CPU clock

rate

2500 MHz to

3730 MHz

FSB speeds 667 MT/s to 1066 MT/s

Min. feature size 65nm

Instruction set   x86

Microarchitecture  NetBurst

Cores 2

L2 cache 4 MB

Application DP Server

Package(s) LGA 771

Brand name(s) Xeon 50xx

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 10/18

10 | P a g e  

On 23 May 2006, Intel released the

dual-core CPU (Xeon branded 5000

series) codenamed Dempsey (productcode 80555). Released as the Dual-

Core Xeon 5000-series, Dempsey is

a NetBurst

microarchitecture processor produced

using a 65 nm process, and is virtually

identical to

Intel's "Presler " Pentium Extreme

Edition, except for the addition of

SMP support, which lets Dempsey

operate in dual-processor systems.

Dempsey ranges between 2.50 GHz

and 3.73 GHz (model numbers 5020 – 

5080). Some models have a 667 MT/s

FSB, and others have a 1066 MT/sFSB. Dempsey has 4 MB of L2

Cache (2 MB per core). A Medium

Voltage model, at 3.2 GHz and

1066 MT/s FSB (model number

5063), has also been released.

Dual-Core

3000-series "Conroe"

The 3000 series,

codenamed Conroe (product code

80557) dual-core Xeon (branded)

CPU,[5] released at the end of

September 2006, was the first Xeon

for single-CPU operation. The same

 processor is branded as Core 2 Duo or

as Pentium Dual-Core and Celeron, 

with varying features disabled.

ModelSpeed

(GHz)

L2

Cache

(MB)

FSB

(MHz)

TDP

(W)

3040 1.86 2 1066 65

3050 2.13 2 1066 65

3055* 2.13 4 1066 65

3060 2.4 4 1066 65

3065 2.33 4 1333 65

3070 2.66 4 1066 65

3075 2.66 4 1333 65

3080* 2.93 4 1066 65

3100-series "Wolfdale"

The 3100 series,

codenamed Wolfdale (product code80570) dual-core Xeon (branded)

CPU, was just a rebranded version of

the Intel's mainstream Core 2

Duo E7000/E8000 and Pentium Dual-

Core E5000 processors, featuring the

same 45 nm process and 6 MB of L2

cache. Unlike most Xeon processors,

they only support single-CPUoperation.

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 11/18

11 | P a g e  

ModelSpeed

(GHz)

L2

Cache

(MB)

FSB

(MHz)

TDP

(W)

E3110 3.00 6 1333 65

L3110 3.00 6 1333 45

E3120 3.16 6 1333 65

5100-series "Woodcrest"

On 26 June 2006, Intel released the

dual-core CPU (Xeon branded 5100

series)

codenamed Woodcrest (product code

80556); it was the first Intel Core

microarchitecture processor to be

launched on the market. It is a server

and workstation version of the Intel

Core 2 processor. Intel claims that it

 provides an 80% boost in

 performance, while reducing power

consumption by 20% relative to the

Pentium D.

Woodcrest

Produced From 2006 to 2009

Max. CPU clock

rate

1600 MHz to

3000 MHz

FSB speeds 1066 MT/s to

1333 MT/s

Min. feature size 65nm

Instruction set   x86

Microarchitecture Core

CPUID code 06Fx

Product code 80556

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 12/18

12 | P a g e  

Cores 2

L2 cache 4 MB

Application DP Server

Package(s) LGA 771

Brand name(s) Xeon 51xx

5200-series "Wolfdale-DP"

On 11 November 2007, Intel released

the dual-core CPU (Xeon branded

5200 series) codenamed Wolfdale-

DP (product code

80573).[8] It is built on a 45 nm

 process like the desktop Core 2 Duo

and Xeon-SP Wolfdale, featuring

Intel 64 (Intel's x86-64

implementation), the XD bit, 

and Virtualization Technology. 

Produced From 2007 to present

Max. CPU clock

rate

1866 MHz to

3500 MHz

FSB speeds 1066 MT/s to

1600 MT/s

Min. feature size 45 nm

Instruction set   x86

Microarchitecture Penryn  

CPUID code 1067x

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 13/18

13 | P a g e  

Product code 80573

Cores 2

L2 cache 6 MB

Application DP Server

Package(s) LGA 771

Brand name(s) Xeon 52xx

Quad-Core and Multi-Core Xeon

3200-series "Kentsfield"

Intel released relabeled versions of its

quad-core (2×2) Core 2 Quad

 processor as the Xeon 3200-series

(product code 80562) on 7 January

2007.[10]

 The 2 × 2 "quad-core" (dual-

die dual-cor e[11]) comprised two

separate dual-core die next to each

other in one CPU package. The

models are the X3210, X3220 and

X3230, running at 2.13 GHz, 2.4 GHz

and 2.66 GHz, respectively.

ModelSpeed(GHz

)

L2Cach

e

(MB)

FSB(MHz

)

TDP

(W)

X321

02.13 2 × 4 1066

100/10

5

X322 2.40 2 × 4 1066 100/10

0 5

X323

02.66 2 × 4 1066 100

3300-series "Yorkfield"

Intel released relabeled versions of its

quad-core Core 2 Quad

Yorkfield Q9400 and Q9x50

 processors as the Xeon 3300-series

(product code 80569). It comprised

two separate dual-core dies next to

each other in one CPU package and

manufactured in a 45 nm process. The

models are the X3320, X3350,

X3360, X3370 and X3380, running at

2.50 GHz, 2.66 GHz, 2.83 GHz,

3.0 GHz, and 3.16 GHz, respectively.

5300-series "Clovertown"

A quad-core (2×2) successor of the

Woodcrest for DP segment,

consisting of two dual-core

Woodcrest chips in one package

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 14/18

14 | P a g e  

similarly to the dual-core Pentium D

 branded CPUs (two single-core chips)

or the quad-core Kentsfield. All

Clovertowns use the LGA

771 package. The Clovertown has

 been usually implemented with two

Woodcrest dies on a multi-chip

module, with 8 MB of L2 cache

(4 MB per die). Like Woodcrest,

lower models use a 1066 MT/s FSB,

and higher models use a 1333 MT/s

FSB. Intel released Clovertown,

 product code 80563, on 14 November

2006[13]

 with models E5310, E5320,

E5335, E5345, and X5355, ranging

from 1.6 GHz to 2.66 GHz.

Produced From 2006 to present

Max. CPU clock

rate

1600 MHz to

3000 MHz

FSB speeds 1066 MT/s to 1333

Min. feature size 65 nm

Instruction set   x86

Microarchitecture Core

CPUID code 06Fx

Product code 80574

Cores 4

L2 cache 2×4 MB

Application DP Server

Package(s) LGA 771

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 15/18

15 | P a g e  

Brand name(s) Xeon 53xx

 Nehalem-based Xeon

3400-series "Lynnfield"

Xeon 3400-series processors based

on Lynnfield fill the gap between the

 previous 3300-series "Yorkfield"

 processors and the newer 3500-series

"Bloomfield". Like Bloomfield, they

are quad-core single-package

 processors based on the Nehalemmicroarchitecture, but were

introduced almost a year later, in

September 2009.

3400-series "Clarkdale"

At low end of the 3400-series is not a

Lynnfield but a Clarkdale processor,

which is also used in the Core i3-500

and Core i5-600 processors as well as

the Celeron G1000 and G6000

Pentium series.

3500-series "Bloomfield"

Bloomfield is the codename for the

successor to the Xeon Core

microarchitecture, is based on

the Nehalem microarchitecture andusesthesame 45 nm manufacturingme

thodsasIntel's Penryn.This is the

server version for single CPU

systems. This is a single-socket Intel

Xeon processor. The performance

improvements over previous Xeon

 processors are based mainly on:

  Integrated memorycontroller supporting three

memory channels

of  DDR3 UDIMM (Unbuffered)

or RDIMM (Registered)

  A new point-to-point processorinterconnect QuickPath, 

replacing the legacy front side

 bus

Simultaneous multithreading by

multiple cores and hyper-threading (2× per core).

Quad-Core Intel Xeon Processor7300 Series Overview

Features

Benefits

Quad-Core Processing

• Maximizes scalable performance

and cost/virtual machines.

• Increases performance and threading

headroom for multi-threaded

applications and heavy multi-tasking

scenarios.

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 16/18

16 | P a g e  

• Helps boost system utilization

through virtualization and application

responsiveness.6

Intel® Core™ microarchitecture

• Better performance on multiple

application types and user

environments as well as data-

demanding workloads.

• Reduced cooling challenges with

 performance per watt improvements,

enabling denser data center

deployments.Large 8 MB of on-die

L2 Cache2(2 x 4 MB)

• Increases efficiency of L2 Cache-

to-core data transfers, maximizing

main memory to processor bandwidth

• Reduces latency by storing larger

data sets closer to the processor,

reducing the number of trips to main

memory.

• Up to 4 MB of L2 Cache can be

allocated to one core.

1066 MT/s Dedicated High-Speed

Interconnects (DHSI)

• Fast, dedicated interconnects forincreased throughput.

Intel® 64 architecture5

• Flexibility for 64-bit and 32-bit

applications and operating systems.

Intel® Virtualization Technology6• A processor hardware enhancement

that assists virtualization software

enabling more efficient virtualization

solutions and greater capabilities

including 64-bit guest operating

system support.

• The Quad-Core Intel® Xeon®

 processor 7300 series includes APIC

Task Programmable Register, a new

Intel® VT extension that improves

interrupt handling further optimizing

virtualization software efficiency.

Demand-Based Switching (DBS)

with Enhanced ®

• Helps reduce average system power

consumption and potentially improves

system acoustics.

Quad-Core Intel Xeon Processor 7300

Series

The Quad-Core Intel Xeon processor

7300 series is available in a range of

features to match different computing

demands. All processors integrate

Intel® Virtualization Technology6

andIntel®64architecture,5 and are

available in the FC-mPGA6

 packaging.

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 17/18

17 | P a g e  

8/13/2019 ece term paper

http://slidepdf.com/reader/full/ece-term-paper 18/18

18 | P a g e  

BIBLOGRAPHY 

  WIKIPEDIA

  HTTPS://GOOGLE.COM

  BOOK,MICROPROCESSORARCHTECTURE BY,RAMESH GONKAR

  http://www.tomshardware.com/news/intel-product-roadmap-