cs230.stanford.edu · in Scala that would allow us to easily produce synthesizable Verilog. We...
6
cs230.stanford.edu · in Scala that would allow us to easily produce synthesizable Verilog. We utilize this embedding to metaprogram Spatial kernels in Scala that could be automatically
