Asynchronous Chip

  • Upload
    bhawna

  • View
    241

  • Download
    0

Embed Size (px)

Citation preview

  • 7/24/2019 Asynchronous Chip

    1/19

  • 7/24/2019 Asynchronous Chip

    2/19

    Presentat!n !n C"!c#"ess Chps $

    Presentat!n %"!&'Presentat!n %"!&'

    Introduction.

    Problems with synchronous circuits.

    Clockless / Asynchronous circuits.How clockless chips work?

    Simplicity in design.

    Applications.Applications (technical perspectie!.

    Challenges.

  • 7/24/2019 Asynchronous Chip

    3/19

    Presentat!n !n C"!c#"ess Chps

    Intr!*ct!n.Intr!*ct!n.

    Str*++"e %!r the ,pr!-e,ent n the ,cr!pr!cess!rs

    per%!r,ance/%*nct!nn+.

    0 Ppe"nn+

    0 (S,*"tane!*s) M*"tthrean+

    0 C"!c#"ess / Asynchr!n!*s "!+c

    2Synchr!n!*s

  • 7/24/2019 Asynchronous Chip

    4/19

    Presentat!n !n C"!c#"ess Chps 3

    Pr!4"e,s &th Synchr!n!*s Appr!achPr!4"e,s &th S

    ynchr!n!*s Appr!ach

    Dstr4*tn+ the c"!c# +"!4a""y.

    Wasta+e !% ener+y.

    Tra-erse the chps "!n+est &res n !ne c"!c# cyc"e.

    Orer !% arr-a" !% the s+na"s s *n,p!rtant.

    C"!c#s the,se"-es c!ns*,e "!t !% ener+y (567).

  • 7/24/2019 Asynchronous Chip

    5/19

    Presentat!n !n C"!c#"ess Chps 8

    Synchr!n!*s crc*tS

    ynchr!n!*s crc*t

    9!n+est path eter,nes

    the ,n,*, c"!c#

    per!.

    Dsspat!n !% ener+y %!r

    each c"!c# cyc"e.

    EMI s ,!re n

    synchr!n!*s e"e,ents.

  • 7/24/2019 Asynchronous Chip

    6/19

    Presentat!n !n C"!c#"ess Chps :

    C"!c#"ess chps (Asynchr!n!*s "!+c crc*ts)C"!c#"ess c

    hps (Asynchr!n!*s "!+c crc*ts)

    C!"c#"ess chps/Asynchr!n!*s/se"%t,e crc*ts.

    ;*nct!ns a&ay %r!, the c"!c#.

    D%%erent parts &!r# at %%erent spees.

    Han!%% the res*"t ,,eate"y.

  • 7/24/2019 Asynchronous Chip

    7/19

    Presentat!n !n C"!c#"ess Chps ! E4er+enC!,p*ters &th!*t c"!c#s 0 I-an E S*ther"an an >! E4er+en

  • 7/24/2019 Asynchronous Chip

    9/19

    Presentat!n !n C"!c#"ess Chps ?

    H!& ! they &!r#@H!& ! they &!r#@

    ! p*re asynchr!n!*s chps are a-a"a4"e.

    ses hansha#e s+na"s %!r the ata echan+e.

    Data ,!-es !n"y &hen re*re n!t a"&ays.

    0 Mn,Fes p!&er c!ns*,pt!n.

    0 9ess EMI"ess n!se,!re app"cat!ns.

    0 Strea, ata app"cat!ns.

  • 7/24/2019 Asynchronous Chip

    10/19

    Presentat!n !n C"!c#"ess Chps 16

    S,p"e an e%%cent es+nS,p"e an e%%cent es+n

    ! centra"Fe c"!c# re*re.

    StanarFe c!,p!nents can 4e *se.

  • 7/24/2019 Asynchronous Chip

    11/19

    Presentat!n !n C"!c#"ess Chps 11

    S!,e %eat*resS!,e %eat*res

    Inte+rate ppe"nn+ ,!e.

    0 D!,n! "!+c.

    0 De"ay 0 nsenst-e.

    T&! %%erent ,p"e,entat!n eta"s

    0 D*a" ra".

    0 B*n"e ata.

  • 7/24/2019 Asynchronous Chip

    12/19

    Presentat!n !n C"!c#"ess Chps 1$

    A-anta+esA-anta+es

    W!r#s at ts a-era+e spee.

    9!& p!&er c!ns*,pt!n.

    T&ce "%et,e.

    9ess heat +enerate.

    G!! t! ,!4"e e-ces.

    9ess EMI

    "ess n!se

    ,!re app"cat!ns.S,art cars (*e t! asynchr!n!*s nat*re).

  • 7/24/2019 Asynchronous Chip

    13/19

    Presentat!n !n C"!c#"ess Chps 1

    A-anta+es (technca" "!!#)A-anta+es (technca" "!!#)

    Asynchr!n!*s %!r h+her

    per%!r,ance'

    0 Dataepenent e"ays.

    0 A"" carry 4ts nee t! 4e

    c!,p*te.

  • 7/24/2019 Asynchronous Chip

    14/19

    Presentat!n !n C"!c#"ess Chps 13

    A-anta+es (technca" "!!#)A-anta+es (technca" "!!#)

    Asynchr!n!*s %!r "!& p!&er'

    0 C!ns*,es p!&er !n"y &hen

    an &here act-e.

    0 Rest !% the t,e ret*rns t! a

    n!nsspatn+ state *nt" net

    act-at!n.

    0 I""*strate thr!*+h %re*ency

    -er

  • 7/24/2019 Asynchronous Chip

    15/19

    Presentat!n !n C"!c#"ess Chps 18

    A-anta+es (technca" "!!#)A-anta+es (technca" "!!#)

    Asynchr!n!*s %!r "!& p!&er'

    0 A",!st %e p!&er sspat!n s ache-e.

    0 Many app"cat!ns s*ch as'

    In%rare c!,,*ncat!n rece-er.

    ;"ter 4an# %!r +ta" hearn+.

    In pa+ers.

    D!*4"e 4attery "%e.

  • 7/24/2019 Asynchronous Chip

    16/19

    Presentat!n !n C"!c#"ess Chps 1:

    A-anta+es (technca" "!!#)A-anta+es (technca" "!!#)

    Asynchr!n!*s %!r "!& n!se an "!& e,ss!n'

    0 D+ta" s*4crc*ts

    Generates -!"ta+e n!se (!n p!&er "nes)

    In*ces c*rrent !n s"c!n s*4strate.

    E,ts e"ectr!,a+netc raat!n at ts c"!c# %re*ency !r ts

    har,!ncs.

  • 7/24/2019 Asynchronous Chip

    17/19

    Presentat!n !n C"!c#"ess Chps 1