Introspect ESP for GHz Probe Cards

Preview:

DESCRIPTION

Introspect ESP for GHz Probe Cards. What is Introspect ESP?. Introspect ESP Software. Introspect ESP Engine (Functional Test). Gbps Transceiver Hard -IP. Introspect ESP Engine (Analog Test). Host PC. Gbps Transceiver FPGA. Real-time signal integrity analyzer for FPGA systems. - PowerPoint PPT Presentation

Citation preview

Introspect ESPfor GHz Probe Cards

What is Introspect ESP?

Introspect ESP Software

Host PC

Real-time signal integrity analyzer for FPGA systems

Turns a standard FPGA into full-fledged AC Parametric Tester

Gbps Transceiver FPGA

Introspect ESPEngine

(Analog Test)

Introspect ESP Engine

(Functional Test)

Gb

ps

Tra

ns

ceiv

er

Ha

rd -

IP

Easy-to-Use Tool

Quick-reference help for selected property

Single command performs measurement and analysis on all activated lanes in parallel

Enter any sequence of operations in this tab using a highly intuitive language

Each defined component has a set of properties that can be manipulated in this tab

BER EyeEye diagram Analog Waveform Capture

Intuitive Wizards

Scientific Analysis

Intuitive Wizards

Easy-to-Use Tool

AnalogMeasurement Features

Analog Waveforms

BER Statistics

Jitter & Bathtubs

Custom CSV Output

Custom Folder Output

Eye Diagrams

Multi-Variable Sweeps

Raw Data Capture

HTML Report Output

Automatic Pattern Identification

Scientific Analysis

Skew Measurement

Built-In Report Generation

Text Report Output

Jitter Separation

Application:Ultra Low-Cost Probe Card Characterization

0.5 1 1.5 2 2.5 3

x 109

-20

-15

-10

-5

Frequency (Hz)

S21 M

agnitude (

dB

)

Single-chip tester Up to 48 parallel differential

channels per chip Up to 14 GHz bandwidth

Easy-to-use scripting environment Does not require any FPGA tool

expertise Supports automated test and

characterization Comprehensive measurements

Industry standard analog measurement toolsets

Probe Card Under Characterization

IESP-EnabledFPGA

Application:Tester-to-DUT Signal Calibration

Probe Card

ATE

Calibrate signals at DUT plane Enable “compliance” type stress

characterization on probe

IESP-EnabledFPGA

Application:SerDes Tester on Card

Single-FPGA solution

Full-PHY characterization

Protocol aware

FPGA

Recommended