View
216
Download
0
Category
Preview:
Citation preview
8/14/2019 chap3_pic
1/104
Figure 31 Standard logic symbols for the inverter (ANSI/IEEE Std. 91-1984).
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
2/104
Figure 32 Inverter operation with a pulse input. Open file F03-02 to verify inverter operation.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
3/104
Figure 33 Timing diagram for the case in Figure 32.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
4/104
Figure 34
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
5/104
Figure 35
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
6/104
Figure 36 The inverter complements an input variable.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
7/104
Figure 37 Example of a 1s complement circuit using inverters.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
8/104
Figure 38 Standard logic symbols for the AND gate showing two inputs (ANSI/IEEE Std. 91-1984).
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
9/104
Figure 39 All possible logic levels for a 2-input AND gate. Open file F03-09 to verify AND gate operation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright
2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
10/104
Figure 310 Example of AND gate operation with a timing diagram showing input and output relationships.
Thomas L. FloydDigital Fundamentals, 9e
Copyright
2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
11/104
Figure 311
Thomas L. FloydDigital Fundamentals, 9e
Copyright
2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
12/104
Figure 312
Thomas L. FloydDigital Fundamentals, 9e
Copyright
2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
13/104
Figure 313
Thomas L. FloydDigital Fundamentals, 9e
Copyright
2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
14/104
Figure 314 Boolean expressions for AND gates with two, three, and four inputs.
Thomas L. FloydDigital Fundamentals, 9e
Copyright
2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
15/104
Figure 315 An AND gate performing an enable/inhibit function for a frequency counter.
Thomas L. FloydDigital Fundamentals, 9e
Copyright
2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
16/104
Figure 316 A simple seat belt alarm circuit using an AND gate.
Thomas L. FloydDigital Fundamentals, 9e
Copyright
2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
17/104
Figure 317 Standard logic symbols for the OR gate showing two inputs (ANSI/IEEE Std. 91-1984).
Thomas L. FloydDigital Fundamentals, 9e
Copyright
2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
18/104
Figure 318 All possible logic levels for a 2-input OR gate. Open file F03-18 to verify OR gate operation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright
2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
19/104
Figure 319 Example of OR gate operation with a timing diagram showing input and output time relationships.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
20/104
Figure 320
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
21/104
Figure 321
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
22/104
Figure 322
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
23/104
Figure 323 Boolean expressions for OR gates with two, three, and four inputs.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
24/104
Figure 324 A simplified intrusion detection system using an OR gate.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
25/104
Figure 325 Standard NAND gate logic symbols (ANSI/IEEE Std. 91-1984).
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
26/104
Figure 326 Operation of a 2-input NAND gate. Open file F03-26 to verify NAND gate operation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
27/104
Figure 327
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
28/104
Figure 328
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
29/104
Figure 329 Standard symbols representing the two equivalent operations of a NAND gate.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
30/104
8/14/2019 chap3_pic
31/104
Figure 331
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
32/104
Figure 332
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
33/104
Figure 333 Standard NOR gate logic symbols (ANSI/IEEE Std. 91-1984).
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
34/104
Figure 334 Operation of a 2-input NOR gate. Open file F03-34 to verify NOR gate operation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
35/104
Figure 335
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
36/104
Figure 336
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
37/104
Figure 337 Standard symbols representing the two equivalent operations of a NOR gate.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
38/104
Figure 338
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
39/104
Figure 339
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
40/104
Figure 340
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
41/104
Figure 341 Standard logic symbols for the exclusive-OR gate.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
42/104
Figure 342 All possible logic levels for an exclusive-OR gate. Open file F03-42 to verify XOR gate operation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
43/104
Figure 343
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
44/104
Figure 344 Standard logic symbols for the exclusive-NOR gate.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
45/104
Figure 345 All possible logic levels for an exclusive-NOR gate. Open file F03-45 to verify XNOR gate operation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
46/104
Figure 346 Example of exclusive-OR gate operation with pulse waveform inputs.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
47/104
Figure 347
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
48/104
Figure 348 An XOR gate used to add two bits.
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
49/104
Figure 349 Basic concept of a programmable AND array.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
50/104
Figure 350
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Fi 3 51 Th bl f li k
8/14/2019 chap3_pic
51/104
Figure 351 The programmable fuse link.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
52/104
Fi 3 53 A i l AND ith EPROM t h l O l t i th i h f i li it
8/14/2019 chap3_pic
53/104
Figure 353 A simple AND array with EPROM technology. Only one gate in the array is shown for simplicity.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Fi 3 54 B i t f AND ith SRAM t h l
8/14/2019 chap3_pic
54/104
Figure 354 Basic concept of an AND array with SRAM technology.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 3 55 Setup for programming a PLD in a programming fixture (programmer)
8/14/2019 chap3_pic
55/104
Figure 355 Setup for programming a PLD in a programming fixture (programmer).
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 3 56 Programming setup for reprogrammable logic devices
8/14/2019 chap3_pic
56/104
Figure 356 Programming setup for reprogrammable logic devices.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 3 57 Examples of design entry of an AND gate
8/14/2019 chap3_pic
57/104
Figure 357 Examples of design entry of an AND gate.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 358 Simplified illustration of in-system programming via a JTAG interface
8/14/2019 chap3_pic
58/104
Figure 358 Simplified illustration of in-system programming via a JTAG interface.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 359 Simplified block diagram of a PLD with an embedded processor and memory
8/14/2019 chap3_pic
59/104
Figure 359 Simplified block diagram of a PLD with an embedded processor and memory.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 360 Typical dual in-line (DIP) and small-outline (SOIC) packages showing pin numbers and basic dimensions
8/14/2019 chap3_pic
60/104
Figure 3 60 Typical dual in line (DIP) and small outline (SOIC) packages showing pin numbers and basic dimensions.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 361 Pin configuration diagrams for some common fixed-function IC gate configurations.
8/14/2019 chap3_pic
61/104
Figure 3 61 Pin configuration diagrams for some common fixed function IC gate configurations.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 362 Logic symbols for hex inverter (04 suffix) and quad 2-input NAND (00 suffix). The symbol applies to the same device in
CMOS TTL i
8/14/2019 chap3_pic
62/104
any CMOS orTTL series.
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 363
8/14/2019 chap3_pic
63/104
g
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 364 The LS TTL NAND gate output fans out to a maximum of 20 LS TTL gate inputs.
8/14/2019 chap3_pic
64/104
g g p g p
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 365 The partial data sheet for a 74LS00.
8/14/2019 chap3_pic
65/104
g p
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 366 The partial data sheet for a 74HC00A.
8/14/2019 chap3_pic
66/104
g p
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 367 The effect of an open input on a NAND gate.
8/14/2019 chap3_pic
67/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 368 Troubleshooting a NAND gate for an open input.
8/14/2019 chap3_pic
68/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 369 Troubleshooting a NOR gate for an open output.
8/14/2019 chap3_pic
69/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
8/14/2019 chap3_pic
70/104
Figure 371
8/14/2019 chap3_pic
71/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 372
8/14/2019 chap3_pic
72/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 373
8/14/2019 chap3_pic
73/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 374
8/14/2019 chap3_pic
74/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 375
8/14/2019 chap3_pic
75/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 376
8/14/2019 chap3_pic
76/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 377
8/14/2019 chap3_pic
77/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 378
8/14/2019 chap3_pic
78/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458All rights reserved.
Figure 379
8/14/2019 chap3_pic
79/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 380
8/14/2019 chap3_pic
80/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 381
8/14/2019 chap3_pic
81/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 382
8/14/2019 chap3_pic
82/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 383
8/14/2019 chap3_pic
83/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 384
8/14/2019 chap3_pic
84/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 385
8/14/2019 chap3_pic
85/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 386
8/14/2019 chap3_pic
86/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 387
8/14/2019 chap3_pic
87/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 388
8/14/2019 chap3_pic
88/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
89/104
Figure 390
8/14/2019 chap3_pic
90/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 391
8/14/2019 chap3_pic
91/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 392
8/14/2019 chap3_pic
92/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 393
8/14/2019 chap3_pic
93/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 394
8/14/2019 chap3_pic
94/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 395
8/14/2019 chap3_pic
95/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 396
8/14/2019 chap3_pic
96/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 397
8/14/2019 chap3_pic
97/104
Thomas L. FloydDigital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
8/14/2019 chap3_pic
98/104
Figure 399
8/14/2019 chap3_pic
99/104
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 3100
8/14/2019 chap3_pic
100/104
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 3101
8/14/2019 chap3_pic
101/104
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 3102
8/14/2019 chap3_pic
102/104
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 3103
8/14/2019 chap3_pic
103/104
Thomas L. Floyd
Digital Fundamentals, 9e
Copyright 2006 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 3104
8/14/2019 chap3_pic
104/104
Recommended