×
Log in
Upload File
Most Popular
Art & Photos
Automotive
Business
Career
Design
Education
Hi-Tech
+ Browse for More
The top documents tagged [voltage controlled delay]
Documents
Using Spice in Lab Practicing for Analog ASIC Design Goran Jovanović, Faculty of Electronic Engineering University of Niš Serbia and Montenegro
215 views
Documents
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology
27 views