×
Log in
Upload File
Most Popular
Art & Photos
Automotive
Business
Career
Design
Education
Hi-Tech
+ Browse for More
The top documents tagged [ramping reference voltage]
Documents
Improving Single Slope ADC and an Example Implemented in FPGA with 16.7 GHz Equivalent Counter Clock Frequency Wu, Jinyuan Fermilab John Odeghe, Scott
220 views
Documents
Resource Awareness FPGA Design Practices for Reconfigurable Computing: Principles and Examples Wu, Jinyuan Fermilab, PPD/EED April 2007
217 views
Documents
MiniBoone Detector: Digitization at Feed Through Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab 1
222 views
Documents
MiniBoone Detector: Digitization at Feed Through
20 views
Documents
FPGA: Applications and Examples
73 views