×
Log in
Upload File
Most Popular
Art & Photos
Automotive
Business
Career
Design
Education
Hi-Tech
+ Browse for More
The top documents tagged [input nand caps]
Documents
Logic Gate Delay Modeling -1 Bishnu Prasad Das Research Scholar CEDT, IISc, Bangalore
[email protected]
221 views
Documents
Delay Calculation in CMOS Chips Using Logical Effort by Prof. Akhil Masurkar
159 views