7
CMOS Style Process -GM

CMOS Introduction

Embed Size (px)

DESCRIPTION

Introduction to CMOS operation. NOTE: this presentation was animated using Power Point 2007. The animations may not show on Slideshare and thus you may be required to download the material for better viewing.

Citation preview

Page 1: CMOS Introduction

CMOS

StyleProcess

-GM

Page 2: CMOS Introduction

MOSFET

source

drain

substrate

SiO2 insulator

metal / polysilicon contact

gate

+

-

+G

S

D

10N-type

S

D

n channelnMOS

Page 3: CMOS Introduction

MOSFET

source

drain

substrate

SiO2 insulator

metal /polysilicon contact

gate

-

+

-G

S

D

10P-type

S

D

p channelpMOS

Page 4: CMOS Introduction

Inverter

pMOS

nMOS

Vi Vo

A A’

pMOS

nMOS

1

10

VGSp

VGSn

VDD = +5V

VGSn = Vi – 0V = 0V – 0V = 0V

VGSp = Vi – (+5V) = 0V – 5V = -5V

When Vi = 0V= 5

VGSn = Vi – 0V = 5V – 0V = 5V

VGSp = Vi – (+5V) = 5V – 5V = 0V

When Vi = +5V

pMOS = “ON” nMOS = “OFF”

pMOS = “OFF” nMOS = “ON”

= 5

= 0

= 0

= 0

= -5

01

Page 5: CMOS Introduction

Logic Design (NOR Gate)

Pull-upnetwork

Pull-downnetwork

Inputs

Inputs

NOR Gate

A B Y

0 0 1

0 1 0

1 0 0

1 1 0

A

A

B

B

VDD

Y

0 0

1

pMOS (1)

nMOS (0)

Page 6: CMOS Introduction

Comparison

A

A’

+

A A’

pMOS

nMOS

+

Bipolar CMOSEnergy efficiencyLarger energy dissipationSlowerLess HeatEase of construction

FasterMore heat

Quad-Core AMD Opteron processorAMD Phenom II overclocked with liquid helium (6.5 GHz @ -267 degrees celcius.Samsung Galaxy

Page 7: CMOS Introduction

Kthxbai