© Copyright 2010 Xilinx, Inc. All Rights Reserved.XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.
NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the “Information”) is provided “AS-IS” with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.
Revision History
Date Version Description10/05/10 12.3 Recompiled under 12.3.
07/23/10 12.2 Recompiled under 12.2.
Overview
MultiBoot Capability Xilinx ML605 Board Software Requirements Compile ML605 P30T BPI MultiBoot Design Program ML605 with P30T BPI MultiBoot Design Run MultiBoot Design References
Note: This presentation applies to the ML605
Virtex-6 MultiBoot Capability
Multiple Bitstreams for Multiple Missions – E.g. Power-On self test followed by final application – Hardware assisted system testing
MultiBoot Capability– FPGA Application controlled configuration – Bitstream selection
Safe Update – Golden bitstream – Upgradeable bitstream – Failure recovery
• Possible Triggers (CRC error, IDCODE error, WDT timeout)
Note: Presentation applies to the ML605
Virtex-6 MultiBoot State Machine Flow Diagram
ICAP Based Designs for Virtex-6 MultiBoot
Virtex-6 MultiBoot State Machine Flow Diagram
Xilinx ML605 Board
Note: Presentation applies to the ML605
ISE Software Requirements
Xilinx ISE 12.3 software
Note: Presentation applies to the ML605
Compile ML605 P30T BPI MultiBoot Design
Unzip the rdf0007.zip file to your C:\ drive– Available through http://www.xilinx.com/ml605
Note: Presentation applies to the ML605
Compile ML605 P30T BPI MultiBoot Design
Compile the BPI Flash:cd C:\ml605_multibootrun_script.bat
Note: This step takes about seven minutes
Program ML605 with P30T BPI MultiBoot Design
Power on the ML605 board Connect a USB Type-A to Mini-B cable to the USB JTAG connector
on the ML605 board– Connect this cable to your PC
Note: Presentation applies to the ML605
Hardware Setup
Set S2 to 001010 (1 = on, Position 6 → Position 1)– This selects P30T BPI– Mode Switches set to BPI-Up
Set S1 to 0XXX (X = Don’t care, Position 4 → Position 1)– This disables JTAG configuration from the Compact Flash
Note: Presentation applies to the ML605
Program ML605 with P30T BPI MultiBoot Design
Run iMPACTimpact
Note: Presentation applies to the ML605
Program ML605 with P30T BPI MultiBoot Design
Select:– Create a new project– Configure devices using
Boundary Scan (JTAG)
Note: Presentation applies to the ML605
Program ML605 with P30T BPI MultiBoot Design
Right-click on SPI/BPI and select Add SPI/BPI Flash…– Select the <Design path>\iMPACT\bpi_p30_Rev01.mcs
Note: Presentation applies to the ML605
Program SPI MultiBoot Design
In the Select Attached SPI/BPI GUI, select– BPI PROM– 28F256P30– Data Width: 16– Address Bits: 24:23
Note: Presentation applies to the ML605
Program ML605 with P30T BPI MultiBoot Design
Program the BPI Flash:– Right-click on the Flash and select Program
Note: Programming takes about 45 minutes with verification
Program SPI MultiBoot Design
Erase Before Programming must be selected Cycle Board power when programming is complete
Note: Presentation applies to the ML605
Run MultiBoot Design
The initial LED flashing pattern, Module A will appear Press SW9 (center button) to go to the next pattern
– The DONE led (DS13) will go out momentarily– The ML605 will load the new bitstream from flash and display the next
pattern
Run MultiBoot Design
The second LED flashing pattern, Module B will appear Pressing SW9 again will return to the initial pattern
References
References
Virtex-6 Configuration– Virtex-6 FPGA Configuration User Guide
http://www.xilinx.com/support/documentation/user_guides/ug360.pdf
Documentation
Documentation
Virtex-6– Virtex-6 FPGA Family
http://www.xilinx.com/products/virtex6/index.htm
ML605 Documentation– Virtex-6 FPGA ML605 Evaluation Kit
http://www.xilinx.com/products/devkits/EK-V6-ML605-G.htm– ML605 Getting Started Guide
http://www.xilinx.com/support/documentation/boards_and_kits/ug533.pdf– ML605 Hardware User Guide
http://www.xilinx.com/support/documentation/boards_and_kits/ug534.pdf– ML605 Reference Design User Guide
http://www.xilinx.com/support/documentation/boards_and_kits/ug535.pdf