Download pdf - Fourth Semester B.E. Degree Examination, June/July … VHDL or verilog code of 4 x 4 bit ... 4 decoder using structural ... Explain how a VHDL entity can be invoked from a verilog

Transcript
Page 1: Fourth Semester B.E. Degree Examination, June/July … VHDL or verilog code of 4 x 4 bit ... 4 decoder using structural ... Explain how a VHDL entity can be invoked from a verilog

Fourth Semester B.E. Degree Examination, June/July 2014

Fundamentals of HDL~

Max. M arkS; 11 00Note: Answer FIVEfuli questions, selecting

at least TWO questions from each part.

PART-Aa. Mention the types of HDL descriptions. Explain how half adder can be modeled in VHDL

and verilog in anyone description method. (10 Marks)b. Discuss the shift operators used in VHDL and verilog with example, (04 Marks)c. Write switch)evel description of an inverter in verilog. f}; (03 Marks)d. A = 110, B = n(c = 011000, D = 111011, evaluate A and ot B or C nor 2 and D.

"- (03 Marks)

1'1a. Write a data flow description in VHDL for two-bit magnitude comparator. Show simulation

waveforms. (08 Marks)b. Write a verilog code to realize D-Iatch with active high enable in data flow modeling

method. Show simulation waveforms. (06 Marks)

c. Write HDL code for 2 x 2 combinational array multiplier (VHDL or verilog). (06 Marks)

a. Write a VHDL code to realize JK fliRi10 ith synchronous reset. (04 Marks)b. Write veri log description to realizt:>.. /' •

i) 3-bit counter using case statement v~ii) 4: 1 multiplexer usingj statement (06 Marks)

c. Explain Booth algorithm with an example and write the flow chart of Booth multiplicationalgorithm. Write VHDL or verilog code of 4 x 4 bit BOQthalgorithm. (10 Marks)

a. Writ~ the VHDLdescription of a 2:4 decoder using structural ~deling method. (05 Marks)b. Write the excitation table of an SRAM memory cell and wrife'-"its1structural description in

VHDL or verilog. (10 Marks)c. Writ€- the structural description of a 4-bit asynchronous down c0ter using generate

statement in verilog. (05 Marks)/.

PART-Ba. Write a VHDLlverilog code to convert unsigned binary to an integer using procedure/task.

(06 Marks)3

b. Write a VHDLlverilog description to find the floating sum y = I (_I)i (xy ; 0 < x < 1 usingi=O

function.c. Write a VHDL code to write integers to a file.

(06 Marks)(08 Marks)

6 a. Discuss about mixed type description and its advantages. Illustrate with an example.(06 Marks)

b. Write short notes on VHDL package and discuss the syntax of declaration of a package.(07 Marks)

c. Write the VHDLlverilog description of 16 x 8 SRAM. (07 Marks)

www.bookspar.com | VTU NOTES | QUESTION PAPERS | NEWS | VTU RESULTS | FORUM | VTU BOOKSPAR APP

www.bookspar.com | VTU NOTES | QUESTION PAPERS | NEWS | VTU RESULTS | FORUM | VTU BOOKSPAR APP

Page 2: Fourth Semester B.E. Degree Examination, June/July … VHDL or verilog code of 4 x 4 bit ... 4 decoder using structural ... Explain how a VHDL entity can be invoked from a verilog

7 a. Explain how a VHDL entity can be invoked from a veri log module with full adder as anexample. (10 Marks)

b. Write the mixed language description to invoke verilog module of JK flip-flop with clearfrom YHDL module. (10 Marks)

8 a. Discuss mapping of signal assignment statement and variable assignment statement to gate-level with suitable examples. (05 Marks)

b. Explain mapping of if-else statement with a suitable example. (05 Marks)c. Show the synthesis information extracted from the listing shown below:

Package codes istype op is (add, mul, divide, none);end;

k codes;enrfty ALUS2 isPort (a, b: in std_Iogic_ vector (3 downto 0);

Cin: in std_logic;ope: 1~0p,;z: out std_~logic_vector (7 downto 0);Cout: out std_logic; r-.'-err: out Boolea ); ~'lJ

end ALUS2; //..... '"<':' ,

www.bookspar.com | VTU NOTES | QUESTION PAPERS | NEWS | VTU RESULTS | FORUM | VTU BOOKSPAR APP

www.bookspar.com | VTU NOTES | QUESTION PAPERS | NEWS | VTU RESULTS | FORUM | VTU BOOKSPAR APP


Recommended

Encoder (VHDL and Verilog) Xilinx Implementation and Simulation
Encoder (VHDL and Verilog) Xilinx Implementation and Simulation Documents
VERILOG - Indian Institute of Technology Kharagpurisg/CAD/SLIDES/02-verilog.pdf · VERILOG Hardware Description Language CAD for VLSI 2 About Verilog • Along with VHDL, Verilog
VERILOG - Indian Institute of Technology Kharagpurisg/CAD/SLIDES/02-verilog.pdf · VERILOG Hardware Description Language CAD for VLSI 2 About Verilog • Along with VHDL, Verilog Documents
VHDL and Verilog module1 - Worcester Polytechnic …users.wpi.edu/~rjduck/VHDL and Verilog module1.pdfJim Duckworth, WPI 3 ECE 574 - Module 1 Hardware Description Languages • Example
VHDL and Verilog module1 - Worcester Polytechnic …users.wpi.edu/~rjduck/VHDL and Verilog module1.pdfJim Duckworth, WPI 3 ECE 574 - Module 1 Hardware Description Languages • Example Documents
7. Verilog: Combinational always statements. VHDL: Combinational Processes: To avoid
7. Verilog: Combinational always statements. VHDL: Combinational Processes: To avoid Documents
Vivado Design Suite User Guide - Xilinx · 10/08/2014 2014.3 Added supported VHDL, Verilog, and Mixed Language structures in Chapter 4, VHDL Support, Chapter 5, Verilog Language Support
Vivado Design Suite User Guide - Xilinx · 10/08/2014 2014.3 Added supported VHDL, Verilog, and Mixed Language structures in Chapter 4, VHDL Support, Chapter 5, Verilog Language Support Documents
Preface - Real Chip Design and Verification Using Verilog and VHDL
Preface - Real Chip Design and Verification Using Verilog and VHDL Documents
Mixed VHDL-Verilog Tutorial
Mixed VHDL-Verilog Tutorial Documents
UART(VHDL) && VGA(Verilog)
UART(VHDL) && VGA(Verilog) Documents
Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Multiplexer and De Multiplexer Engineering
TestBencher Pro - syncad.com · TestBencher Pro Graphical Test Bench Generation for VHDL, Verilog, and C++! Today's presentation will cover TestBencher Pro, a VHDL, Verilog, and C++
TestBencher Pro - syncad.com · TestBencher Pro Graphical Test Bench Generation for VHDL, Verilog, and C++! Today's presentation will cover TestBencher Pro, a VHDL, Verilog, and C++ Documents
VHDL and Verilog – Module 1 Introductionusers.wpi.edu/~rjduck/VHDL module1c.pdf ·  · 2012-08-19VHDL and Verilog – Module 1 Introduction Jim Duckworth ECE Department, WPI
VHDL and Verilog – Module 1 Introductionusers.wpi.edu/~rjduck/VHDL module1c.pdf ·  · 2012-08-19VHDL and Verilog – Module 1 Introduction Jim Duckworth ECE Department, WPI Documents
VHDL, Verilog, and the Altera environment Tutorialhchang/ee129-f06/project/project2/Tutorial.pdf · EE126 Lab 1, Fall 2006 VHDL, Verilog, and the Altera environment Tutorial Table
VHDL, Verilog, and the Altera environment Tutorialhchang/ee129-f06/project/project2/Tutorial.pdf · EE126 Lab 1, Fall 2006 VHDL, Verilog, and the Altera environment Tutorial Table Documents
FPGA Programming Language Verilog HDL VHDL • Types of Verilog ... consortium of companies and universities known as Open Verilog International (OVI) where as VHDL is used primarily
FPGA Programming Language Verilog HDL VHDL • Types of Verilog ... consortium of companies and universities known as Open Verilog International (OVI) where as VHDL is used primarily Documents
An Introduction to Verilog: Transitioning from VHDL Tutorial 1
An Introduction to Verilog: Transitioning from VHDL Tutorial 1 Documents
VERILOG PIECEWISE LINEAR BEHAVIORAL MODELING …pb381vh2919/Thesis... · VERILOG PIECEWISE LINEAR BEHAVIORAL MODELING ... 2.5.3 Verilog-A/Verilog-AMS/VHDL-AMS ... Buck converter load
VERILOG PIECEWISE LINEAR BEHAVIORAL MODELING …pb381vh2919/Thesis... · VERILOG PIECEWISE LINEAR BEHAVIORAL MODELING ... 2.5.3 Verilog-A/Verilog-AMS/VHDL-AMS ... Buck converter load Documents
An Introduction to Verilog: Transitioning from VHDL
An Introduction to Verilog: Transitioning from VHDL Documents
SystemVerilog - Is This The Merging of Verilog & VHDL?
SystemVerilog - Is This The Merging of Verilog & VHDL? Documents
VERILOG תפשב הרמוח ןכת - engineering.biu.ac.ilengineering.biu.ac.il/files/engineering/shared/Lecture_1_Intro.pdf · Verilog History Design Advantages ... Ada-like VHDL
VERILOG תפשב הרמוח ןכת - engineering.biu.ac.ilengineering.biu.ac.il/files/engineering/shared/Lecture_1_Intro.pdf · Verilog History Design Advantages ... Ada-like VHDL Documents