EVAL-ADE9000EBZ User GuideUG-1082
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Evaluating the ADE9000 High Performance, Multiphase Energy, Power Quality
Monitoring IC
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT WARNING AND LEGAL TERMS AND CONDITIONS. Rev. 0 | Page 1 of 31
FEATURES Full featured evaluation board for the ADE9000 PC control in conjunction with the EVAL-SDP-CB1Z system
demonstration platform (SDP) PC software for control and data analysis (time and
frequency domain) Standalone capability
EVALUATION KIT CONTENTS EVAL-ADE9000EBZ evaluation board
ADDITIONAL EQUIPMENT NEEDED EVAL-SDP-CB1Z (must be ordered separately)
Includes a mini USB cable Current transformers or Rogowski coils for 3-phase current
channels and the neutral channel Precision current and voltage signal source PC running Windows XP SP2, Windows Vista, or Windows 7
with USB 2.0 port
DOCUMENTS NEEDED ADE9000 data sheet EVAL-ADE9000EBZ user guide
SOFTWARE NEEDED EVAL-ADE9000EBZ evaluation software
ONLINE RESOURCES Design and integration files
Schematics, layout files, and bill of materials
GENERAL DESCRIPTION The EVAL-ADE9000EBZ evaluation board allows the performance of the ADE9000 energy monitoring IC to be evaluated in a context very similar to an actual power quality monitor. The kit requires purchasing a second board: the controller board for the system demonstration platform (EVAL-SDP-CB1Z) and current sensors. The ADE9000 evaluation kit includes evaluation software, written in LabVIEW®, which provides access to the registers and features of the device using a PC interface.
Consult the ADE9000 data sheet in conjunction with this user guide when using the evaluation board.
TYPICAL EVALUATION BOARD SETUP
1532
6-00
1
Figure 1. EVAL-ADE9000EBZ (Left) Connected to EVAL-SDP-CB1Z SDP Interface Board (Right)
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 2 of 31
TABLE OF CONTENTS Features .............................................................................................. 1
Evaluation Kit Contents ................................................................... 1
Additional Equipment Needed ....................................................... 1
Documents Needed .......................................................................... 1
Software Needed ............................................................................... 1
Online Resources .............................................................................. 1
General Description ......................................................................... 1
Typical Evaluation Board Setup ...................................................... 1
Revision History ............................................................................... 2
Evaluation Kit Connection Diagram ............................................. 3
Evaluation Board Hardware ............................................................ 4
Overview ........................................................................................ 4
Powering Up the Evaluation Boards .......................................... 4
Analog Inputs ................................................................................ 4
Current Sense Inputs: IAP, IAN, IBP, IBN, ICP, ICN, INP, and INN Test Pins ................................................................................ 4
Using Current Sense Transformers ............................................ 4
Using Rogowski Coils .................................................................. 5
Phase Voltage Sense Inputs: VAP and VAN, VBP and VBN, and VCP and VCN Test Pins ...................................................... 5
Setting Up the Evaluation Board as an Energy Meter ............. 6
Using the Evaluation Board with Another Microcontroller ......6
Evaluation Board Software ...............................................................7
Installing the Drivers ....................................................................7
Installing and Uninstalling the EVAL-ADE9000EBZ Software ..........................................................................................7
Main Window ................................................................................7
Evaluation Software Functions ........................................................9
Read/Write Registers Option .......................................................9
Powers and Energies .................................................................. 13
RMS Window .............................................................................. 16
Waveform Buffer Window ........................................................ 17
Angle Window ............................................................................ 18
Quick Startup Window .............................................................. 19
Interrupts Window ..................................................................... 20
Power Quality Window ............................................................. 21
Troubleshooting .............................................................................. 23
Evaluation Board Schematics and Artwork ................................ 24
Ordering Information .................................................................... 29
Bill of Materials ........................................................................... 29
REVISION HISTORY 1/2017—Revision 0: Initial Version
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 3 of 31
EVALUATION BOARD CONNECTION DIAGRAM
RESET
P7
P9P2
ADE9000
EXTERNAL POWER SUPPLYINTERFACE CIRCUITRY
VDD
9VADAPTER
BARRELCONNECTOR
EXT_5VAGND
IAPFILTER
NETWORK
FILTERNETWORK
FILTERNETWORK
ATTENUATIONNETWORK
FILTERNETWORK
IANAGND
IBP
IBNAGND
ICP
ICNAGND
INP
VAP VBP VCP NEUTRALINN
AGND
SDP-B BOARD
EVAL-ADE9000EBZEVALUATION BOARD
USBCONNECTOR
CON A
SPI, CFx, IRQx,RESET, AND
PMx SIGNALS
ISOLATED SIGNALS
DATA AND POWER ISOLATIONNONISOLATED SIGNALS
1532
6-00
2
Figure 2. Evaluation Board Connection Diagram
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 4 of 31
EVALUATION BOARD HARDWARE OVERVIEW The EVAL-ADE9000EBZ and the SDP-B (also referred to as the EVAL-SDP-CB1Z or the Blackfin® SDP board) boards are both required to evaluate the ADE9000.
When ordering the EVAL-ADE9000EBZ evaluation board, order the EVAL-SDP-CB1Z; the evaluation kit and the SDP-B board are purchased and packaged separately, but must be used together.
The EVAL-ADE9000EBZ board is connected to the SDP-B board using the 120-pin connector, P9, on the EVAL-ADE9000EBZ evaluation board. The SDP-B board consists of an ADSP-BF527 microcontroller that handles all the communications from the PC to the ADE9000 device that populates the evaluation board.
POWERING UP THE EVALUATION BOARDS The ADE9000 can be powered through the USB of the SDP-B board or an external power supply.
Power the ADE9000 externally by connecting a 3.3 V supply to the VDD test point, or a 5 V to 16 V dc supply to the EXT_5V test point or barrel jack. When using an external supply, connect Pin 1 and Pin 2 at J3. Connect Pin 2 and Pin 3 to power the ADE9000 with internal isolated power from the SDP-B board.
ANALOG INPUTS Current and voltage signals are connected at the test pins placed on the evaluation board. All analog input signals are filtered using the on-board antialiasing filters before the signals are connected to the ADE9000. The components used on the board are the recommended values to be used with the ADE9000.
CURRENT SENSE INPUTS: IAP, IAN, IBP, IBN, ICP, ICN, INP, AND INN TEST PINS Figure 3 shows the structure used for the Phase A current channel in the evaluation board. The same signal path is used for the other current channels. Therefore, the explanation in this section applies to other current channels on the evaluation board, such as Phase B, Phase C, and the neutral phase.
E1A and E2A are ferrite beads that filter any high frequency noise present on the wires. Immediately following the ferrite beads, there are four protection diodes per current channel used for overcurrent protection. The antialiasing filter network appears after the protection network.
1500Ω
IAP
IAN
E1A
DNI
DNI
IAN
IAP
AC
AC
AC
AC
1500Ω
E2A
0Ω 1kΩ
R3A R5A
0.02
2µF
C3A
0.02
2µF
C4A
0.02
2µF
C1A
0.02
2µF
C2A
0Ω 1kΩ
R4A R6A
1532
6-00
3
Figure 3. Phase A Current Input Structure on the Evaluation Board
USING CURRENT SENSE TRANSFORMERS Figure 4 shows an example of a current transformer sensor configuration. When using current sense transformers, populate the R1A and R2A burden resistors according to the full-scale current and the current transformer (CT) turns ratio of the application. The CT turns ratio and the burden resistor values must be chosen such that the IAP pin to AGND pin and IAN pin to AGND pin potentials do not exceed ±0.5 V peak. The C1A and C2A capacitors are not populated when the current transformer is used. An example burden resistor calculation, where the maximum expected current at current transformer primary is 50 A rms, the CT turns ratio is 3000:1, and the secondary current at 50 A is as follows,
mA66.163000
50==SECONDARYI
To allow headroom, the input signal into the current channel analog-to-digital converter (ADC) at maximum current is set at half of full scale. Because the full-scale differential input is ±0.707 V rms, the total burden resistor, RB, can be calculated as
Ω=
×= 2.21
m66.161
2707.0
ARB
Because the total burden resistor is split to have a differential configuration,
Ω==== 6.102
2.212BRR2AR1A
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 5 of 31
1500Ω
IAP
IAN
E1AR
1AR
2A
IAN
IAP
AC
AC
AC
AC
1500Ω
E2A
0Ω 1kΩ
R3A R5A
0.02
2µF
C3A
0.02
2µF
C4A
0Ω 1kΩ
R4A R6A
CT
1532
6-00
4
Figure 4. Example of a Current Transformer Connection
USING ROGOWSKI COILS Figure 5 shows an example of a configuration using a Rogowski coil current sensor. The R1A and R2A burden resistors are not used in this configuration, and are therefore removed from the board. Because Rogowski coil sensors have a gain that increases with frequency (20 dB/decade), the high frequency components of the current signal are amplified by a larger factor. Therefore, two stages of resistor capacitor (RC) filtering are required to attenuate the high frequency components and to avoid aliasing. The R3A and R4A resistors must be 100 Ω and are used in conjunction with the 22 nF C1A and C2A capacitors to form a low-pass filter with a cutoff frequency of 72 kHz. This first stage is followed by the 1 kΩ/22 nF RC filter combination that provides a cutoff frequency of 7.2 kHz. The Rogowski coil must be chosen such that the IAP to AGND and IAN to AGND potentials do not exceed ±0.5 V peak.
1500Ω
IAP
IAN
E1A
IAN
IAP
AC
AC
AC
AC
1500Ω
E2A
100Ω 1kΩ
R3A R5A
0.02
2µF
C3A
0.02
2µF
C4A
0.02
2µF
C1A
0.02
2µF
C2A
100Ω 1kΩ
R4A R6A
ROGOWSKICOIL
1532
6-00
5
Figure 5. Example of a Rogowski Coil Connection
PHASE VOLTAGE SENSE INPUTS: VAP AND VAN, VBP AND VBN, AND VCP AND VCN TEST PINS Figure 6 shows the Phase A voltage channel signal path on the evaluation board. The same signal path is also replicated on the Phase B and Phase C channels; therefore, the description in this section applies to the Phase B and Phase C channels.
E3AP is a ferrite bead that filters any high frequency noise present on the wires. There are three 330 kΩ resistors connected in series, forming an attenuation network with a 1 kΩ resistor, R11A. This setup provides an attenuation ratio of 990:1. The R11A and C5A RC combination and the R10A and C6A RC combination have the same cutoff frequency as that of the RC filters used on the current channels. This matching is essential to avoid large phase errors between the voltage and current signals. If a different attenuation ratio is preferred, replace the R7A, R8A, and R9A resistors with alternate resistors. The resistors must be chosen such that the maximum signal at the VAP pin is ±0.5 V peak with respect to the AGND pin. The Phase A line is connected to the VAP test point and the neutral line (in the case of the 3-phase, 4-wire wye configuration) is connected to the NEUTRAL test point. The NEUTRAL test point is tied to the AGND potential of the ADE9000.
1kΩ
VAP
R11A
E3AP
1500ΩPHASE A
VAN
VAP
VAN
330kΩ
R9A R9A
330kΩ
R8A
330kΩ
R7A
0.02
2µF
C5A
1kΩ
R10A
0.02
2µF
C6A
1532
6-00
6
Figure 6. Phase A Voltage Input Structure on the Evaluation Board
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 6 of 31
SETTING UP THE EVALUATION BOARD AS AN ENERGY METER Figure 7 shows a typical setup for the EVAL-ADE9000EBZ evaluation board. In this example, an energy meter for a 3-phase, 4-wire, wye distribution system is shown. Current transformers sense the phase currents and are connected as shown in Figure 7. The line voltages are connected directly to the board as shown.
PHASE B
IBP
IBN
ICP
ICN
IAP
IAN
VBP
VCP
VAP
NEUTRAL
PHA
SE C
SOURCE
LOAD LOAD LOAD
EVALUATION BOARDTEST POINTS
1532
6-00
7
Figure 7. Typical Setup for the EVAL-ADE9000EBZ for 3-Phase,
4-Wire, Wye Distribution System
Figure 8 shows a typical setup for the EVAL-ADE9000EBZ evaluation board as an energy meter for a 3-phase, 3-wire, delta distribution system. The Phase B voltage is considered a reference and therefore is tied to the NEUTRAL test point on the evaluation board.
PHASE B
PHASE C
PHASE A
LOAD
ICP
ICN
IAPIAN
VCP
VAP
NEUTRAL
EVALUATION BOARDTEST POINTS
1532
6-00
8
Figure 8. Typical Setup for the EVAL-ADE9000EBZ for a 3-Phase,
3-Wire, Delta Distribution System
USING THE EVALUATION BOARD WITH ANOTHER MICROCONTROLLER It is possible to manage the ADE9000 evaluation board with a different microcontroller mounted on another board. The evaluation board can be connected to this second board through the P2 connector. The SDP-B board in this case is unused and not connected. If nonisolated signals are to be used with the external microcontroller, the P7 connector can be used. In this case, the U7, U8, U10, and U11 isolators must be removed from the EVAL-ADE9000EBZ evaluation board. Note that the P2 and P9 connectors have isolated signals, whereas the P7 connector is nonisolated. It is necessary to have isolation on the host side if signals from the P7 connector are used.
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 7 of 31
EVALUATION BOARD SOFTWARE The EVAL-ADE9000EBZ is supported by Windows®-based software that allows the user to access all the functionality of the ADE9000. The software communicates with the SDP-B board using the USB. The SDP-B microcontroller communicates with the ADE9000 placed on the evaluation board to process the requests sent from the PC.
INSTALLING THE DRIVERS Make sure to have administrator privileges to install and run the evaluation software. Disconnect the SDP-B board.
1. Install SDPDriversNET.exe located in the SDP Drivers\ folder. This installs the SDP drivers and the .NET framework required to install LabVIEW run-time engine. .NET 3.5 or higher is required to install LabVIEW run-time engine.
2. Connect the USB cable from the PC to the SDP-B board. Windows detects the device and locates the correct driver automatically.
INSTALLING AND UNINSTALLING THE EVAL-ADE9000EBZ SOFTWARE The ADE9000 evaluation software is supplied with the evaluation software package. It contains an installer to install the EVAL-ADE9000EBZ evaluation software. The program to be installed is a LabVIEW-based program that runs on the PC.
When running the software on a PC that does not have LabVIEW 2014 for the first time, run the installer. The installer installs a LabVIEW run-time engine that enables the PC to open the evaluation software executable without any issues. This installer is available in the LabVIEW\InstallationFiles folder. If LabVIEW 2014 is available on the PC, the executable can be directly opened from the Executable\ folder.
To install and launch the EVAL-ADE9000EBZ evaluation software, use the following procedure:
1. Double click InstallationFiles\setup.exe to launch the setup program that automatically installs all the software components, including the uninstall program, and creates the required directories.
2. To launch the software, click Start, All Programs, ADE9000 and click ADE9000_Evaluation_Software. When the software runs for the first time, right-click ADE9000_Evaluation_Software.exe and select run as the administrator.
Both the EVAL-ADE9000EBZ evaluation software program and the run-time engine are uninstalled using the Add/Remove Programs option in the Control Panel.
Before installing a new version of the EVAL-ADE9000EBZ evaluation software, use the following procedure:
1. Uninstall the previous version of the evaluation software. 2. Select the add/remove programs option in the Windows
Control Panel. 3. Select the program to uninstall and click Add/Remove.
MAIN WINDOW When the software executable opens, the main window of the evaluation software appears, as shown in Figure 9. When opened for the first time, the software searches for two files: the register file, ADE9000_reg_map.bin, and the SDP microcontroller code file, ADE9000.ldr. These files can be found in the \Executable\data folder. After manually choosing the location of these files the first time, the ADE9000coms.ini file is updated with their file paths. This update allows the software to find the files correctly during the next run.
The software recognizes the device on the evaluation board, (the ADE9000) and displays the device features in the IC being evaluated: box of the window. The SDP code version and the version register value of the IC are displayed in their corresponding boxes in the window.
1532
6-01
0
Figure 9. Main Window of the Evaluation Software
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 8 of 31
Three different operations can be performed using the options present in the left pane of the main window (see Figure 9). These operations are enacted using the following buttons:
1. Set SCLK. Click this option to open the Select SPI Frequency window, as shown in Figure 10. Set the serial peripheral interface (SPI) clock frequency for communication between the ADE9000 and the SDP-B board using this window. Enter the intended SCLK frequency value on the SCLK control and click Check if Valid. The Check if Valid option rounds off the clock frequency to the closest setting that is possible in the SDP-B board. Finally, click Set SCLK to set the SCLK frequency in the SDP-B board. The window closes automatically. The default SPI clock rate is 10 MHz.
2. Software reset. Click this option to perform a software reset on the ADE9000. A dialog box appears confirming the completion of the reset operation.
3. Hardware reset. Click this option to perform a hardware reset on the ADE9000. A dialog box appears confirming the completion of the reset operation.
1532
6-01
1
Figure 10. Set SCLK Option on the SDP-B Board
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 9 of 31
EVALUATION SOFTWARE FUNCTIONS The right pane of the main window (see Figure 9) consists of eight options, each of which can be used to evaluate a particular functionality of the ADE9000. The functionalities that can be evaluated are represented by the following options:
Read/Write registers Powers and Energies RMS Waveform buffer Angle Quick Startup Interrupts Power Quality
Clicking any of these eight options opens a corresponding window. To close any of these windows, the same option must be clicked again in the main window. Multiple windows can be left open on the monitor to evaluate different features at the same time.
READ/WRITE REGISTERS OPTION The first option in the right pane of the main window is Read/Write registers. Click this option to open the Read/Write registers window, as shown in Figure 11. There are four tabs available within this window: Single access, Sequential access, All register access, and Read on Interrupt.
Each tab helps perform read/write operations to the ADE9000 at different capacities.
Single Access Tab
The Single access tab contains a Name selection box. Click the down arrow in the selection box to open a list of all the registers within ADE9000. Any of the registers can be selected for communication purposes. After the registers are selected, the Address box and Length box are updated on the screen. Alternatively, the address of the register can be written first, which updates the register name and the length fields. The individual bit fields within the register can be accessed via the Bitfield box. Data can be written to and read from the IC using the Write and Read options. The white boxes in the window denote the description of the register and the corresponding bit fields. Figure 11 shows the window when the Single access tab is selected.
1532
6-01
2
Figure 11. Single access Tab in the Read/Write registers Window
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 10 of 31
Sequential Access Tab
The Sequential access tab allows the user to perform read or write operations on four different registers, in a particular order. The Enable checkboxes at the beginning of each of the steps
(Step 1 through Step 4) can be selected to enable that particular step. When all the required settings are entered, click Execute Sequence to perform the operations in sequence. Figure 12 shows the window when the Sequential access tab is selected.
1532
6-01
3
Figure 12. Sequential access Tab in the Read/Write registers Window
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 11 of 31
All Register Access Tab
The All register access tab allows the user to read from all the registers on the device and to write all writable registers by clicking a single option. Click Read and display all registers to read the registers and output the results to the Register values table. Enter the file path for saving the register values and click Save data to file to generate a text file with all the register values. Any notes for reference can be added to the file using the Notes field. The saved text file can also be edited and used to write back to
the registers. When attempting to write back to the registers, edit the hexadecimal register value in the text file and specify the file path next to the Read from file and update display option (perform this action before clicking this option). Click Read from file and update display to update the table in the window with the values from the file. At this point, clicking the Write register values from display option writes to all the writable registers within the ADE9000. Figure 13 shows the window with the All register access tab selected.
1532
6-01
4
Figure 13. All register access Tab in the Read/Write registers Window
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 12 of 31
Read on Interrupt Tab
The Read on Interrupt tab allows the user to read any particular register on any particular interrupt event. Examples of cases where using this tab may be useful are as follows:
Reading the AVRMS register result on each DREADY interrupt.
Reading the AWATTHR_HI register result at every EGYRDY interrupt.
The register and the interrupt can be selected from their respective boxes in the window. The number of desired register reads is entered in the No. of interrupts field. Click Read on interrupts at this point to perform the read operation. The results are available in the Read-back values table. Click Save data to a file to save the readback values. Figure 14 shows the window when the Read on Interrupt tab is selected.
1532
6-01
5
Figure 14. Read on Interrupt Tab in the Read/Write registers Window
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 13 of 31
POWERS AND ENERGIES The next functionality available in the evaluation software is powers and energies, located in the Powers and Energies window. This window contains the Powers, Energies, and CF tabs.
Powers Tab
The Powers tab allows the user to read from all the instantaneous powers and accumulated powers available in the ADE9000.
Before evaluating the accumulated powers, it is recommended to set the Power update rate (ms) field and click Set. This action writes to the PWR_TIME register accordingly. Figure 15 shows the window when the Powers tab is selected in the evaluation software. The signal path for the independent current and voltage channels is found in the RMS Window section. Note that the update continuously option must be disabled before writing a value to any register.
1532
6-01
6
Figure 15. Powers Tab in the Powers and Energies Window
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 14 of 31
Energies Tab
The Energies tab allows the user to set the EP_CFG register and the EGY_TIME register correctly and to read the energy results from the ADE9000. Figure 16 shows the Energies tab. In the ENERGY SETTINGS pane, there are different options available for the user, such as the Accumulation Setting, which, when turned on, can be further specified using the Sample-based or Half-Line Cycle options. Select the Enable accumulation box to
overwrite the user energy register at every EGYRDY bit interval (EGY_LD_ACCUM = 1). After all inputs are populated, click Set to write to the registers appropriately. Then, select the Enable energy/power calculations box and click Set. The ENERGY pane displays the energy results. Note that the Update continuously option must be disabled before writing a value to any register.
1532
6-01
7
Figure 16. Energies Tab in the Powers and Energies Window
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 15 of 31
CF Tab
The CF tab allows the user to configure the CF1 to CF4 pins of the ADE9000. There is a wide range of configurability available in the ADE9000 with respect to the functionality of the CF1 to CF4 pins. Some of the major settings that affect the CF1 to CF4 pins results include the phases enabled in each CF1 to CF4 pin, the type of energy represented, and the CF1DEN to CF4DEN register values. These settings can be set using the CF tab, as shown in
Figure 17. There are additional functionalities muxed onto the CF3 and CF4 pins, which can also be controlled using this tab. Common threshold settings such as WTHR, VARTHR, and VATHR can also be set in the COMMON SETTINGS pane of the CF tab. The CF1 to CF4 low pulse widths can be fixed at a particular value by enabling the corresponding check boxes for each of the CF1 to CF4 pins and setting a value for the CF_LTMR[18:0] bit field to execute this pulse width setting.
1532
6-01
8
Figure 17. CF Tab in the Powers and Energies Window
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 16 of 31
RMS WINDOW The RMS window allows the user to visualize the datapath inside the ADE9000, configure the high-pass filter, integrator, programmable gain amplifier (PGA) gain levels, ADC_REDIRECT register values, VCONSEL and ICONSEL settings, and view the results. To perform the configuration changes, enter the changes to the respective boxes in the window and click Write, located in the bottom right corner of the signal path, as shown in Figure 19. The different gain and offset registers can also be accessed via the tabs within this window.
There are several tabs within the RMS window. The first tab is the Continuous monitor tab, shown in Figure 18. The current and voltage rms results are shown separately on the screen.
There are individual tabs present for each of the voltage and current channels. Under each of these tabs, there are multiple subtabs. The IA and VA tabs are shown in Figure 19 and Figure 20, respectively. The VB and VC datapaths are very similar to the VA datapath; the IB and IC datapaths are very similar to the IA datapath. To enable or disable the Multi-point Gain and Phase calibration, click Disabled. The state of this option controls the multi-point gain and phase register accessibility.
1532
6-01
9
Figure 18. Continuous monitor Tab in the RMS Window
1532
6-02
0
Figure 19. IA Tab (Total RMS Subtab) in the RMS Window
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 17 of 31
1532
6-02
1
Figure 20. VA Tab (Total RMS Subtab) in the RMS Window
WAVEFORM BUFFER WINDOW The Waveform Buffer window has two panes. The upper pane of the window controls the different settings of the waveform buffer. Settings such as the operation mode, specifying which channels burst, the source of the waveforms, and the number of samples to be collected are selected from this upper pane of the window. After all the settings are entered, click Run to start the filling process of the buffer. When the filling is complete, the buffer samples are plotted in the time domain under the Waveforms tab. Figure 21 shows the Waveform Buffer window with the Waveforms tab selected.
1532
6-02
2
Figure 21. Waveforms Tab in the Waveform Buffer Window
1532
6-02
3
Figure 22. FFT Tab in the Waveform Buffer Window
When the FFT tab is selected, the window appears as shown in Figure 22. The FFT of all the waveforms is computed and plotted automatically based on the waveforms. The window allows the user to save the waveform and FFT data into a text file. The waveform and FFT display images can be saved to a .bmp file as well.
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 18 of 31
ANGLE WINDOW The Angle window is shown in Figure 23. This window allows the user to visualize the angles of three voltage and three current channels with respect to each other. In the Angle register readings pane, all nine angle register values are displayed. Using these register results, the angles are computed in degrees and displayed in their respective boxes. The dial to the right of the screen provides a phasor-like representation of the six signals.
The frequency values are displayed below the dial. These values are computed from the COM PERIOD and APERIOD register values. The Angle window does not require the user to perform a write. The user can save the values in the window to a file, perform a single read of the screen quantities, or perform a continuous update of the quantities using the respective options in the window.
1532
6-02
4
Figure 23. Angle Window
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 19 of 31
QUICK STARTUP WINDOW There are three tabs within the Quick Startup window: the Configuration tab, the Input circuitry tab, and the Startup procedure tab. The Startup procedure tab is the main tab that performs the quick start-up routine, as well as all the necessary initializations. However, before the start-up routine and the initializations, make sure that the inputs are operating in the correct 3-phase configuration and that they are not overranging the ADCs.
The Configuration tab accepts the user response on a few parameters and selects the appropriate VCONSEL[2:0] and ICONSEL[0] settings for the user. The Input circuitry tab can be used as a quick calculator for determining if the input signal exceeds the current channel and the voltage channel ADCs inside the ADE9000. By feeding in the system parameters and input signals, along with the PGA setting, the software calculates the signal level at the ADCs. If the signal level exceeds the full-scale range of the ADCs, the indicator turns red. This indication signals to the user that the system parameters must be adjusted.
The Startup procedure tab performs the following initialization steps, which must be completed sequentially (see Figure 26):
1. Sets the PGA for all channels. 2. Sets SELFREQ and VLEVEL. 3. Enables the integrator and sets DICOEFF. This step is skipped
for everything except the di/dt sensor. 4. Enables the DSP. 5. Disables the CF1 to CF4 pin outputs, enables the energy and
powers functionality, and reads all the energy registers on reset.
6. Performs a quick gain calibration and obtains calibration conversion constants, such as V/LSB, A/LSB, and Wh/LSB.
7. Obtains the CF1DEN to CF4DEN values from the Meter constant and writes these values to the registers.
8. Enables the CF1 and CF2 pins and configures them such that the CF1 pin denotes the sum of all the total active energy of the phases and the CF2 pin denotes the sum of all the total reactive energy phases.
These steps must be performed sequentially. The user must click the options in each step to perform the operation.
1532
6-02
5
Figure 24. Configuration Tab in the Quick Startup Window
1532
6-02
6
Figure 25. Input Circuitry Tab in the Quick Startup Window
1532
6-02
7
Figure 26. Startup Procedure Tab in the Quick Startup Window
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 20 of 31
INTERRUPTS WINDOW The Interrupts window displays the status of all the interrupt events. The individual bits of the STATUS0 and STATUS1 registers are shown as green LEDs in the window (see Figure 27). If the LED is lit, it indicates that the corresponding status bit is set to 1. Next to each of the LEDs, a checkbox represents the corresponding MASK0 and MASK1 bits. If the MASK1 and MASK0 bits must be set, select the corresponding checkbox and click Write Mask Registers. Click Write ‘1’ to all set status bits to reset all status bits simultaneously. If specific values must be written to the
status bits, write to the bits using the controls under the Write to STATUSx registers option on the screen.
To view the IRQ0 and IRQ1 pin logic level, click Check IRQx pin logic state. If the LED is lit, this means that the pin is in a logic low state. Click Auto Clear to reset the interrupts available on the pins on the fly. The IRQ0 and IRQ1 pins can be monitored on a scope to understand the rate at which the interrupts are being set. The Route all events to IRQ1 pin option sets the configuration bit that routes all interrupt events to be accessible via the IRQ1 pin.
1532
6-02
8
Figure 27. Interrupts Window
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 21 of 31
POWER QUALITY WINDOW The Power Quality window allows the user to access all the power quality features of the ADE9000. The window is subdivided into the Voltage monitor, Current monitor, and Power Factor and THD tabs.
Voltage Monitor Tab
The Voltage monitor tab is shown in Figure 28. This tab evaluates the DIP, SWELL, ZX & ZXTOUT, VPEAK, and PHASE SEQUENCE ERROR DETECTION features. This tab
allows the user to configure all the control inputs for the features and to monitor the status bits as LEDs. The corresponding mask bits can also be set using the checkboxes in the tab.
Current Monitor Tab
The Current monitor tab is shown in Figure 29. This tab is organized in the same way as the Voltage monitor tab. The IPEAK, ZX, and OI power quality features are accessible in this tab.
1532
6-02
9
Figure 28. Voltage monitor Tab in the Power Quality Window
1434
5-03
1
1532
6-03
0
Figure 29. Current monitor Tab in the Power Quality Window
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 22 of 31
Power Factor and THD Tab
The Power Factor and THD tab is shown in Figure 30. This window reads all the power factor and total harmonic distortion
(THD) register results from the device, converts these results to meaningful results, and displays them.
1434
5-03
1
1532
6-03
1
Figure 30. Power Factor and THD Tab in the Power Quality Window
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 23 of 31
TROUBLESHOOTING If the software does not detect the SDP-B board, the message shown in Figure 31 is displayed.
1532
6-03
2
Figure 31. Hardware Select Message
If this message appears, take the following steps:
1. Verify that the SDP-B board is connected to the PC using the USB cable. The window in Figure 32 appears on the task bar; Windows then installs any other necessary drivers.
2. After the installation is complete, click Rescan. 3. When another window appears, check if the LED on the
board is flashing; if so, click Select.
1532
6-03
3
Figure 32. Installing device driver software Message
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 24 of 31
EVALUATION BOARD SCHEMATICS AND ARTWORK
AD
UC
DC
BA
RR
ELJA
CK
16V
MA
X
XTA
LC
IRC
UIT
DIG
ITA
LLD
OD
E CO
UPL
ING
AN
ALO
GLD
OD
ECO
UP L
ING
DU
TSI
DE
LDO
PSC
ON
NEC
TIO
NS
EXTR
AG
RO
UN
D
INTE
RFA
CE
OU
TPU
TLE
DC
IRC
UI T
TPFO
RPR
OB
I NG
RES
ETC
IRC
UIT
RE F
EREN
CE
DEC
OU
PLI N
GA
ND
EXTE
RN
AL
REF
P LA
CE
C35
, C36
AS
CLO
SETO
DU
TP I
N17
AS
POSS
IBLE
R7
R6
R5
R4
R3
R2
1A
GN
D9
1A
GN
D8
1A
GN
D7
C2
C26
2 1
Y1
C21
1AG
ND
6
1A
GN
D2
1A
GN
D4
ACCR2
1EX
T_5V
R11
1AG
ND
5
1LD
O_I
SO
1
27 24 23 22 21
2019
37
6
1615
54
PAD
1817
3938
3231
1314
1112
9 107 8
2832
40
30 29
36353433
2526
U9
R10
R13
R12
C5
1
TP6
1
TP5
2019181716151413121110987654321P7
C1
321P1
C19
C20
A C
DS6
A C
DS5
A C
DS4
A C
DS3
A C
DS2
A C
DS1
C7C6
21
JP1
C8
C9
C10
C18
C17
C4C3
1A
GN
D3
1A
GN
D1
1C
F4/E
VEN
T
1C
F3/Z
X
1C
F2
1C
F1
1IR
Q1B
1IR
Q0B
1SC
LK
1M
ISO
1M
OSI
1C
SB
2 1C16
R15
3 421
S1
1
PM0
1
PM1
C15
C141
2
85 6
4P A
D
73
U1
C13
564
21
3
U2
21
JP6
1
RES
ET
C12
C11
R1 A C
CR1
1VD
D
321
JP3
DN
I
6915
7-10
2HLF
DNI
EXT_
VDD
_5.0
V_IS
O
VDD
_5.0
V_IS
OIB
N
MC
U_V
DD
0Ω
10µF
0.1µF
BLK
PEC
10D
AA
N
PM1
P M0
CF3
/ZX
CF2
CF1
MIS
OIR
Q0B
CF3
/ZX
S CLK
CSB
IRQ
1BM
OSI
CF4
/EV
ENT
CF3
/ZX
REFIN
16PF
0.1µ
F
AD
E900
0
B3 S
1000
1µF
10kΩVDD
750Ω
4.7µ
F
MIS
O
SCLK
750Ω
750Ω
750ΩΩ
750Ω
750Ω
IRQ
0B
IRQ
1B
4.7µ
F
CF1
CF2
4.7µ
F
BLK
BLK
OR
G
IRQ
0 B
ICP
VBP
1µF
INN
LDO
_5.0
V_IS
O
CF2
24.5
76M
Hz
10µF
AVD
D
0.1µF
DNI 0.1µ
F0.
1µF
0Ω
CLK
IN
OR
G
IRQ
1B
0ΩDN
I
10µF
VDD
VDD
16PF
DN
I
V CP
REF
IN
10µF
INP
AD
R34
12A
RJZ
VAN
0Ω
DNI
CLK
OU
T
0.1µF
BLK
BLK
BLK
22-0
3-20
31
CLK
OU
TC
LKI N
VAP
RED VD
D
10µF
1µF
BLK
CMD28-21VGCTR8T1 PJ-0
02A
H-S
MT
LDO
_5.0
V_IS
O
1.5SMC15AT3G
BLK
BLK
DN
I
0.1µF
CF1
0
VDD
0.1µ
F
AD
M71
50A
CPZ
-3.3
CF4
/EV
E NT C
SB
CF3
/ZX
CF3
/ ZX
I RQ
1BVD
D
DVD
D
ICN
IBP
MO
SI
CF1 C
F2
CF4
/EV
ENTCF4
/EV
ENT
499
IRQ
0B
IAP
IAN
DV D
DPM
0PM
1
VCN
AVD
D
VBN
MC
U_V
DD
MC
U_V
DD
DNI1µF
VDD
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
NDEP
VIN
E NR
EFR
EF_S
ENSE
GN
D
BYP
VOU
TVR
EG
AG
ND
AG
ND
VOU
T_FO
RC
EVO
UT_
SEN
SEVI
NE N
AB
LE
GN
D_S
ENSE
GN
D_F
OR
CE
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
PADCSB
MOSIMISOSCLK
CF4/EVENTCF3/EVENT
CF2CF1
IRQ1IRQ0
CLK
OU
TC
LKIN
GN
DVD
DA
GN
DA
VDD
OU
TVC
PVC
NV B
PVB
N
VAPVANNC2NC1REFINREFGNDINNINPICNICP
IBN
IBP
IAN
IAP
PM1
PM0
DVD
DO
UT
DG
ND
VPP
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
RES
ET
RES
ET
RES
ETR
ESET
15326-038
Figure 33. Evaluation Board Schematic—ADE9000
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 25 of 31
AT
1MH
Z 42
.81
DB
ATT
EN
AT
8MH
Z 60
.87
DB
ATT
EN
AT
2MH
Z 48
.83
DB
ATT
EN
PHA
SE A
VO
LTA
GE
PHA
SE A
CU
RR
ENT
PHA
SE C
VO
LTA
GE
NEU
TRA
L C
UR
REN
T
PHA
SE C
CU
RR
ENT
PHA
SE B
CU
RR
ENT
PHA
SE B
VO
LTA
GE
1kΩ
AN
D .0
22µF
= 7
.234
KH
Z C
OR
NER
AT
4MH
Z 54
.80
DB
ATT
EN
VOLT
AG
E C
HA
NN
ELS
CU
RR
ENT
CH
AN
NEL
S
VIO
LET
R10B
R10C
R11A R10A
R11C
R9C
R8C
R7C
R9B
R8B
R7B
R9A
R8A
R7A
1VC
N1
VBN
1VA
N
1N
EUTR
AL
1VC
P1
VAP
1VB
P
1IA
N
1IA
P1
ICP
1IC
N
1IB
N
1IB
P
1IN
N
1IN
P
ACD4A
ACD3A
A CD2A
A CD1A
A CD2C
A CD1C
ACD3C
ACD4C
A CD2N
A CD1N
ACD4N
ACD3N
A CD1B
ACD4B
ACD3B
A CD2B
C6CC5C
C6B
C6AC5A
C4CC3C
C1C C2C
R5C
R6C
R4C
R3C
C1N C2N
C4NC3N
R5N
R6N
R4N
R3N
R3B
R4B
R3A
R4A
C4BC3B
R5B
C2BC1B
R6B
C3A C4A
C2AC1A
R6A
R5A
21
E1C
R1C
21
E3C
P
21
E2C
R2C
21
E1N
R1N
21
E2N
R2N
21
E3B
P
21
E1A
R1A R2A
21
E2A
21
E1B
R1B
21
E2B
R2B
21
E3A
P
1kΩ
330k
Ω
VIO
LET
BR
N
1kΩ 1kΩ
BR
N
INN
_IN
0.022µF
0.022µF
1500
Ω33
0kΩ
330k
Ω
0.022µF0.022µF
VIO
LET
330k
Ω
TS41
48 R
Z
TBD1206
TS41
48 R
Z
IBN
_IN
YEL IA
P_IN
0Ω
1500
Ω
1kΩ
0.022µF
0Ω
TS41
48 R
Z
TS41
48 R
Z
TBD1206
1500
Ω
TBD1206
0.022µF 0.022µF
WH
T
BLU
IAN
_IN
BLU
ICN
_IN
ICP_
IN
BLU
YEL
YEL
INP_
IN
1500
Ω
IBN
IBP
1kΩ
DNIDNI
IAN
IAP
1500
ΩD
NI
VCP
DN
I
VCN
1500
Ω
DN
I
TBD1206
DN
I
0.022µF 0.022µF
1kΩ
1kΩ
0.022µFDNI
0 0
INP
INN
1kΩ
0.022µF 0.022µF
DNI DNI
ICP
ICN
TS41
48 R
Z
TS41
48 R
Z
TS41
48 R
Z
TS41
48 R
ZTS
4148
RZ
TS41
48 R
ZTS
4148
RZ
1kΩ
0Ω
DNI
DN
I
DN
I
1kΩ
0.022µF
TS41
48 R
Z
0.022µF
DN
I
1500
Ω
TBD1206
1500
Ω
0Ω
0.022µFD
NI
0Ω
TS41
48 R
Z
1500
Ω
TBD1206
BLU
TS41
48 R
Z
TBD1206
IBP_
INYE
L
1500
ΩVA
P_IN
VAP
330k
Ω
TBD1206
DNI
VBP_
IN33
0kΩ
0.022µF VAN
VCP_
IN33
0kΩ
0.022µF 0.022µF
1kΩ
330k
Ω
1kΩ
VBN
0.022µF
0.022µF
0.022µF
BR
N
1kΩ
0Ω
TS41
48 R
Z
TS41
48 R
Z
DNI0.022µF
330k
ΩVB
P
1500
ΩC5B
R11B
1kΩ
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
AG
ND
15326-037
Figure 34. Evaluation Board Schematic—Current and Voltage Channels
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 26 of 31
*IMPL
EMEN
T EX
PAN
DED
GN
D P
AD
S. C
ON
NEC
T PI
NS
2,3
TO A
BIG
GN
D P
AD
TO
DIS
SIPA
TE H
EAT
THR
OU
GH
GN
D P
LAN
E. S
AM
E W
ITH
14,
15.
*DEC
OU
PLIN
G C
APS
LES
S TH
AN
10m
m F
AR
FR
OM
PO
WER
PIN
S
VDD
FR
OM
SH
EET
3
DEL
AY
FRA
ME
VDD
FR
OM
SH
EET
3
SPI I
SOLA
TOR
DEVICE INTERFACE HEADER
BYP
ASS
DEL
AYE
D F
RA
ME
IF N
EED
ED
SDP
INTE
RFA
CE
VDD
_5.0
V_IS
O T
O S
HEE
T 3
DU
T SI
DE
SDP
SID
E
VDD
_5.0
V_IS
O T
O S
HEE
T 3
ID E
EPR
OM
*IMPL
EMEN
T M
ULT
IPLE
VIA
S FR
OM
TH
E EX
PAN
DED
GN
D P
AD
STO
TH
E G
RO
UN
D P
LAN
E.
SDP
SID
E LD
O
VDD
FR
OM
SH
EET
3
R28R27
R25 R26
R37
R35
R34
R33
1
DG
ND
2
1
DG
ND
1 1D
GN
D3
1D
GN
D
1
CF4
_ISO
1
CF1
_ISO
1
CF2
_ISO
1
CF3
_ISO
13.3V
1VB
US
R45
R46
R29 A C
CR8
R30 A C
CR9
C42
C41
12
85 6
4PA
D
73
U12
C40
C39
C38
3231302928272625242322212019181716151413121110987654321
P2
C31
C30
1316 1071 654
14 12 11
315 9
82
U7
R24
C23
C25
C24C22
C35
C36
C34
C37
814 13
7
201
15161718 12
64 5319 11
102 9
U8
C27
C28
6121314 11
543
107
161
15 982
U10
6121314 11
543
107
161
15 982
U11
C29
R16
R17
R18
R19
R20
8
536271
4
U4
5 42 3
61
U6
R21
R22
R23
4
5 3
2
U5
616263646566676869707172737475767778798081828384858687888990919293949596979899100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120P9
R36
R32
7
4
8 56
PAD
321U
3
605958575655545352515049484746454443424140393837363534333231302928272625242322212019181716151413121110987654321P9
R31
RED
USB
_VB
US
10kΩ10kΩ
10kΩ
LDO
_3.3
V_SD
P
CF4
/EVE
NT
IRQ
0B_I
SO
10kΩ
0.1µ
F
SPO
RT_
RFS
/PPI
_D1
D_F
RA
ME_
SYN
C
LDO
_3.3
V_SD
P
24LC
32A
-I/M
C
100kΩ
100kΩDN
I
100kΩ
EEPR
OM
_A0
VIO
_SD
P
0Ω
0Ω
100kΩ
MIS
O_I
SO
PM1_
ISO
0Ω
IRQ
0B_I
SO
BLK
BLK
PM0_
ISO
10µF
10µF
1µF
LDO
_3.3
V_SD
P
CF1
_ISO
SSB
_ISO
CF3
_ISO
.1µF
SSB
_ISO
0.1µ
F0.1µ
F
PM0_
ISO
0.1µ
F
0
10µF
DN
I
VIO
_SD
P
0Ω0ΩDN
I
DN
I
0Ω
D_F
RA
ME
DC
LK_I
SO
TSW
-116
-08-
G-D
FX8-
120S
-SV(
21)
SSB
_SD
P
PM1_
ISO
VIO
_SD
P
DN
I
PM0
PM1_
ISO
USB
_VB
US
USB
_VB
US
SCL
LDO
_3.3
V_SD
P
VDD
_5.0
V_IS
O
VIO
_SD
P
1µF
DN
I
SDA
0.1µ
F
499Ω
MIS
O
0Ω
DN
I
DN
I
IRQ
1B_I
SO
0.1µ
F
499Ω
DN
I
CMD28-21VGCTR8T1
DS1
100L
U-3
0+
LDO
_3.3
V_SD
P
D_F
RA
ME
0Ω
VDD
USB
_VB
US
10µF
OR
G
CF2
CF1
IRQ
0B_I
SO
0.1µ
F
VDD
_5.0
V_IS
O
PM0_
ISO
CF2
_ISOSC
L
EEPR
OM
_A0
SCLK
_SD
P
SDA
SSB
_ISO
SPO
RT_
RFS
/PPI
_D1
MIS
O_S
DP
FX8-
120S
-SV(
21)
USB
_VB
US
CF1
_ISO
SCLK
_ISO
CF2
_ISO
CF1
_ISO
CF2
_ISO
D_F
RA
ME_
SYN
C
MO
SI_S
DP
IRQ
1B_I
SO
MIS
O_I
SOSP
OR
T_R
SCLK
/PPI
_D2
MO
SI_I
SO
DN
I
0Ω 0Ω
DC
LK_I
SOPM
1
VDD
CF3
_ISO
CF3
/ZX
CF4
_ISO
SCLK
_ISO
SN74
LVC
1G17
5DC
KR
SPO
RT_
RSC
LK/P
PI_D
2
SSB
_ISO
LDO
_3.3
V_SD
P
0Ω
D_F
RA
ME
SSB
_ISO
MO
SISC
LK
CMD67-21UBC/TR8 (BLUE)
0Ω
DN
I
0Ω
BLK
SCLK
_ISO
AD
M71
50A
CPZ
-3.3
BLK
10µF
CF3
_ISO
MO
SI_I
SO
CF4
_ISO
CSB
10µF
LDO
_3.3
V_SD
PVD
D
USB
_VB
US
SCLK
_ISO
MO
SI_I
SOM
ISO
_ISO
DC
LK_I
SO
NC
7SZ0
4P5X
LDO
_3.3
V_SD
P
IRQ
1B_I
SOC
F4_I
SO
IRQ
0BIR
Q1B
0.1µ
F
10µF
EP
VIN
ENR
EFR
EF_S
ENSE
GN
D
BYP
VOU
TVR
EG
AG
ND
AG
ND
AG
ND
VISO
GN
DIS
ON
CVS
EL NC
NC
VISO
GN
DIS
OG
ND
1VD
D1
RC
SEL
RC
OU
TR
CIN
NC
GN
D1
VDD
1
AG
ND
AG
ND
PAD
VCC
WP
SCL
SDA
VSS
A2
A1
A0
AG
ND
AG
ND
AG
ND
AG
ND AG
ND
AG
ND
AG
ND
VDD
2G
ND
2SC
LK SI SOSS
S_N
VOA
VIB
NIC
GN
D2
GN
D1
DC
LKVO
BVI
AM
SS_N
MI
MO
MC
LKG
ND
1VD
D1
GN
D2
GN
D2
GN
D1
VDD
2
VOA
VOB
VIC
VID
VE2
GN
D1
VE1
VOD
VOC
VIB
VIA
VDD
1
GN
D2
GN
D2
GN
D1
VDD
2
VOA
VOB
VIC
VID
VE2
GN
D1
VE1
VOD
VOC
VIB
VIA
VDD
1
VCC
TAP1
TAP3
TAP5
GN
D
TAP4
TAP2
IN
CLR
_NVC
C QDG
ND
CLK
VCC
Y
GN
D
A
RES
ET
RES
ET_I
SO
15326-039
AD
UM
5000
AR
WZ
AD
UM
3150
AR
SZ
AD
UM
3401
CR
WZ
AD
UM
3401
CR
WZ
RES
ET_I
SO
RES
ET_I
SO
Figure 35. Evaluation Board Schematic—SDP-B Interface and Isolation
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 27 of 31
1532
6-03
4
Figure 36. Evaluation Board Silkscreen
1532
6-03
5
Figure 37. Layout of the Top Layer of the Evaluation Board
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 28 of 31
1532
6-03
6
Figure 38. Layout of the Bottom Layer of the Evaluation Board
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 29 of 31
ORDERING INFORMATION BILL OF MATERIALS
Table 1.
Qty Reference Designator Description Value1
Tolerance (Ω)1
Voltage (V)1 Part Number
1 Not applicable Printed circuit board (PCB) N/A N/A N/A 08_039712c 3 3.3 V, EXT_5V,
LDO_ISO Connector; PCB test point, orange Orange N/A N/A TP104-01-03
13 DGND, AGND1 to AGND9, DGND1 to DGND3
Connector; PCB test point, black Black N/A N/A TP-104-01-00
5 C1, C5 to C7, C26 Capacitor, ceramic, chip, X8R 0.1 µF 10 25 C1608X8R1E104K 12 C2, C11, C13, C15,
C21, C22, C24, C31, C34, C38, C40, C42
Capacitor, ceramic, monolithic, X7R
10 µF 10 25 GRM31CR71E106KA12L
5 C12, C14, C16, C39, C41
Capacitor, ceramic, chip, 1206, X7R
1 µF 10 35 GMK316B7105KL-T
1 C17 Capacitor, ceramic, X7R, 0402 0.1 µF 10 16 GRM155R71C-104KA88D
3 C3, C4, C18 Capacitor, monolithic, ceramic, X5R
4.7 µF 10 6.3 GRM188R60J-475KE19
2 C19, C20 Capacitor, chip, monolithic, ceramic, C0G, 0402
16 pF 5 50 GJM1555C1H160JB01D
9 C23, C25, C27 to C30, C35 to C37
Capacitor, ceramic, X7R 0.1 µF 10 10 0306ZC104KAT2A
14 C3A to C6A, C3B to C6B, C3C to C6C, C3N, C4N
Capacitor, ceramic, multilayer, C0G
0.022 µF 5 50 C2012C0G1H223J
19 CF1, CF2, CS, PM0, PM1, TP5, TP6, MISO, MOSI, SCLK, IRQ0, IRQ1, CF3/ZX, RESET, CF1_ISO to CF4_ISO, CF4/EVENT
Connector; PCB test point, gray Gray N/A N/A TP104-01-08
2 CR1, CR8 Diode, LED, green, SMD CMD28-21VGCTR8T1 N/A 2.1 CMD28-21VGCTR8T1 1 CR2 Diode, Zener TVS 1.5SMC15AT3G N/A 15 1.5SMC15AT3G 1 CR9 LED, blue, surface-mount CMD67-21UBC/TR8
(blue) N/A 4.5 CMD67-21UBC/TR8
16 D1A to D4A, D1B to D4B, D1C to D4C, D1N to D4N
Diode, high speed switching TS4148 RZ N/A 100 TS4148 RZ
6 DS1 to DS6 LED red, surface-mount LNJ208R8ARA (red) N/A 2.5 LNJ208R8ARA 11 E1A, E1B, E1C, E1N,
E2A, E2B, E2C, E2N, E3AP, E3BP, E3CP
Inductor, chip, ferrite bead, 0805 1500 Ω 25 N/A BLM21BD152SN1D
4 IAN, IBN, ICN, INN Connector; PCB test point, blue Blue N/A N/A TP104-01-06 4 IAP, IBP, ICP, INP Connector; PCB test point, yellow Yellow N/A N/A TP-104-01-04 1 JP3 Connector; PCB header, 2.54 mm,
3 position, vertical 22-03-2031 N/A N/A 22-03-2031
1 NEUTRAL Connector; PCB test point, white White N/A N/A TP-104-01-09 1 P1 Connector; PCB, use E022246 for
4-pin power jack from the CN4P_V6 folder
PJ-002AH-SMT N/A N/A PJ-002AH-SMT
1 P7 Connector; PCB BERG header, ST male, 20-pin
PEC10DAAN N/A N/A PEC10DAAN
UG-1082 EVAL-ADE9000EBZ User Guide
Rev. 0 | Page 30 of 31
Qty Reference Designator Description Value1
Tolerance (Ω)1
Voltage (V)1 Part Number
1 P9 Connector; PCB, board to board receptacle, ST, 0.6 mm pitch
FX8-120S-SV(21) N/A N/A FX8-120S-SV(21)
3 R1, R29, R30 Resistor, precision, thick film, chip, R1206
499 1 N/A ERJ-8ENF4990V
6 R10A, R10B, R10C, R11A, R11B, R11C
Resistor, film, SMD, 0603 1 kΩ 0.1 N/A ERA-3YEB102V
4 R11, R12, R19, R23 Resistor, thick film, chip 0 N/A ERJ-6GEY0R00V 5 R15, R25 to R28 Resistor, precision, thick film,
chip, R0805 10 kΩ 1 N/A ERJ-6ENF1002V
6 R2 to R7 Resistor, precision, thick film, chip, R0805
750 1 N/A ERJ-6ENF7500V
4 R33 to R35, R37 Resistor, precision, thick film, chip, R0805
100 kΩ 1 N/A ERJ-6ENF1003V
9 R3A, R3B, R3C, R3N, R46, R4A, R4B, R4C, R4N
Resistor, film, SMD, 0603 0 5 N/A ERJ-3GEY0R00V
8 R5A, R5B, R5C, R5N, R6A, R6B, R6C, R6N
Resistor, precision, thick film, chip, R0603
1 kΩ 1 N/A ERJ-3EKF1001V
9 R7A to R9A, R7B to R9B, R7C to R9C
Resistor, high voltage, thin film, flat chip
33 kΩ 0.1 N/A TNPV1206330KBEEN
1 S1 SW SM mechanical keyswitch B3S1000 N/A N/A B3S1000 2 U1, U12 Analog Devices, Inc. IC, 800 mA,
ultralow noise, high PSRR, RF linear regulator (3.3 V output)
N/A N/A N/A ADM7150ACPZ-3.3
2 U10, U11 Analog Devices IC, quad-channel digital isolator
N/A N/A 2.7 to 5.5
ADuM3401CRWZ
1 U3 IC, 32 kB, I2C serial EEPROM 24LC32A-I/MC N/A N/A 24LC32A-I/MC 1 U4 IC, 3.3 V to 5-tap economy timing
element DS1100LU-30+ N/A N/A DS1100LU-30+
1 U5 IC, tiny logic UHS inverter NC7SZ04P5X N/A N/A NC7SZ04P5X 1 U6 IC-TTL, single D-type flip-flop
with asynchronous clear SN74LVC1G175DCKR N/A N/A SN74LVC1G175-DCKR
1 U7 Analog Devices IC, 2.5 kV, isolated dc-to-dc converter
N/A N/A N/A ADuM5000ARWZ
1 U8 Analog Devices IC, 3.75 kV, 6-channel, SPIsolator® digital isolator for SPI with delay clock
N/A N/A N/A ADuM3150ARSZ
1 U9 Analog Devices IC, high performance, polyphase, energy metering AFE
N/A N/A N/A ADE9000
3 VAN, VBN, VCN Connector; PCB test point, brown Brown N/A N/A TP104-01-01 3 VAP, VBP, VCP Connector; PCB test point, violet Violet N/A N/A TP104-01-07 2 VDD, VBUS Connector; PCB test point, red Red N/A N/A TP-104-01-02 1 Y1 IC, crystal SMD, low profile 24.576 MHz N/A N/A ABLS-24.576MHZ-8-L4Q-
F-T 1 N/A means not applicable.
EVAL-ADE9000EBZ User Guide UG-1082
Rev. 0 | Page 31 of 31
NOTES
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
ESD Caution ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc. (“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term “Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
©2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. UG15326-0-1/17(0)