8/4/2019 16 Bit Barrel Shifter Using D3L Logic
1/12
BY
A HARISH
108W1D8002
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
2/12
Barrel Shifter Combinational logic circuit with n data inputs, n data outputs and a set of
control inputs
Control i/ps specify how to shift the data between input and output
Part of p CPU that specifies the direction of shift(left or right), type of shiftand amount of shift from 0 to n-1 bits
Shift operation is controlled by 6 bits: Four bits for the length, one bit fordirection, and one bit for type shift/rotate
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
3/12
Cont..
The 2 main blocks of barrel shifter are: shift-and-rotate array (SARA) and
the control logic
SARA performs the actual shift-and-rotate task on available data while its
controlling signals comes from control logic
SARA occupies most of the chip area, determines the critical path delay of
the barrel shifter and so implemented in dynamic or D3L logic
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
4/12
SARA For a 16 bit barrel shifter, SARA is designed using 5 stages each with
sixteen cells
Basic cell used in this array is an AO22 gate that is called q-mux
Implements the function F= Ci1* In1 + Ci2* In2 ,where
Ci1,Ci2 come for control logic and
In1,In2 come from external inputs or previous stage o/ps
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
5/12
D3L Logic
Uses local data instead of a global clock to maintain correct pre-charge andevaluation phases
Eliminating the clock from dynamic gates using D3L logic yields less powerconsumption and faster gate operation
A D3L gate operates in two phases, pre-charge ,evaluate and combination ofinputs plays the role of the clock signal
Low power consumption and faster gate operation are advantages of D3Llogic
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
6/12
Barrel Shifter Chip
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
7/12
SARA Block Diagram
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
8/12
SARA Implementation Elimination of clk signal is done by substitution of suitable input combinations
with external inputs (In1,In2) and control inputs (Ci1,Ci2)
Control logic o/ps are set low in pre-charge phase to charge the entire circuit
When the condition In1=In2=0 is satisfied , each qmux cell is pre-charged andtransition in In1 or In2 starts the evaluation phase
Advantage over domino logic is conditional evaluation and less powerconsumption
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
9/12
Pre-charge by ext inputs
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
10/12
Pre-charge by control i/ps
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
11/12
vhdl coding
16 bit barrel shifter is implemented using behavioral model through modelsim
Inputs to the barrel shifter are a 16 bit input, 4 bit control input whose decimaleq gives no of bits of shift or rotate(0000-1111) , 3 bit opsel indicates type of
operation and a carry bit
Types of operations performed here are 4 shift operations(shr,shl,sar,sal) and 4rotate operations(ror,rol,rcl,rcr) that are represented by opsel
Finally, We get 16 bit output after shift or rotate and an o/p carry bit
8/4/2019 16 Bit Barrel Shifter Using D3L Logic
12/12
Simulations
For 2 bits shift or rotate:
Let, 16 bit input (a) = 1011001011000101;
4 bit control i/p (b)= 0010 ;opsel =000,010,100,110 ;
c_in= 0
Indicates the operations of logical shift left, arithmetic shift left, rotate leftand rotate carry left operations by 2 bit positions