• Home

  • Documents

  • Very low voltage 16-bit counter in high leakage static CMOS technology
12
COLIN STEVENS LOW POWER ELECTRONICS ELEC6270 INSTRUCTOR-VISHWANI D. AGRAWAL Very low voltage 16-bit counter in high leakage static CMOS technology

Very low voltage 16-bit counter in high leakage static CMOS technology

Tags:

Embed Size (px)

DESCRIPTION

Very low voltage 16-bit counter in high leakage static CMOS technology. Colin Stevens Low Power Electronics Elec6270 Instructor- Vishwani d. Agrawal. Theory and Simulation. .18µm TSMC process in Design Architect Vth NMOS: .3725v / Vth Pmos: -.3948 |Vtp| + Vtn = .7673V - PowerPoint PPT Presentation

Citation preview

Page 1: Very low voltage 16-bit counter in high leakage static CMOS technology

COLIN STEVENSLOW POWER ELECTRONICS

ELEC6270INSTRUCTOR-VISHWANI D. AGRAWAL

Very low voltage 16-bit counter in high leakage static CMOS

technology

Page 2: Very low voltage 16-bit counter in high leakage static CMOS technology

Theory and Simulation

.18µm TSMC process in Design Architect Vth NMOS: .3725v / Vth Pmos: -.3948 |Vtp| + Vtn = .7673V

90 ns transient analysis Using ELDO Waveform Viewing in EZWAVE

Page 3: Very low voltage 16-bit counter in high leakage static CMOS technology

Counter Selection

Asynchronous Advantages

Simple Design Utilizes Clock Gating Fast for small counters

Disadvantages Ripple Effect Delay Grows with

Counter Size

Synchronous Advantages

No Ripple Effect. Delay of all outputs are equal.

Disadvantages More Logic Required Flip Flops are clocked

even when no transition is required

Page 4: Very low voltage 16-bit counter in high leakage static CMOS technology

Synchronous Counter

Page 5: Very low voltage 16-bit counter in high leakage static CMOS technology

EZWAVE

Vdd = 1.2V

Page 6: Very low voltage 16-bit counter in high leakage static CMOS technology

Power, Delay, and Frequency

Page 7: Very low voltage 16-bit counter in high leakage static CMOS technology

Log Display and Power Delay Product

Page 8: Very low voltage 16-bit counter in high leakage static CMOS technology

Results

Voltage Power % Reduction from

Optimal Voltage (1.2V)

Delay (ns)

% Reduction from Optimal

Voltage (1.2V)

5V 5.1264 mW -8482.62% 1.14 71.50%

4V 2.6631 mW -4358.56% 1.19 70.25%

3V 1.1481 mW -1822.15% 1.314 67.15%

2V 0.28895 mW -383.76% 1.89 52.75%

1.4V 90.81 nW -52.03% 3.18 20.50%

1.3V 74.226 nW -24.27% 3.68 8.00%

1.2V 59.73 nW 0.00% 4 0.00%

1.1V 48.232 nW 19.25% 5 -25.00%

1V 39.629 nW 33.65% 7 -75.00%

.9V 33.518 nW 43.88% 9 -125.00%

.77V 25.699 nW 56.97% 17 -325.00%

.76V 25.503 nW 57.30% 19 -375.00%

90ns Transient analysisFrequency

1/(delay + 10%)

(Mhz)

797.45

763.94

691.85

481

285.88

247.04

227.27

181.82

129.87

101.01

53.48

47.85

Page 9: Very low voltage 16-bit counter in high leakage static CMOS technology

Sub-threshold Results

Voltage Power (nW) Delay (ns) Frequency

1/(delay + 10%)

0.6 20.60 88 10.33 Mhz

0.5 2.07 477 1.91 Mhz0.4 0.84 3,640 0.25 Mhz

0.3 0.34 30,700 29.61 Khz

0.2 0.20 245,000 3.71 Khz

0.1 0.09 1,880,000 480 Hz

Page 10: Very low voltage 16-bit counter in high leakage static CMOS technology

Optimizations and Conclusions

Potential Optimization Low threshold gates could be used along the critical

path of and gates to make the circuit faster at lower voltages.

Conclusions Tradeoff between power and delay for a given circuit. I would like to have gotten the predictive models to

work.

Page 11: Very low voltage 16-bit counter in high leakage static CMOS technology

References

Agrawal, V. D. (2007). Power Dissipation in CMOS Circuits [Power Point Presentation]. Retrieved from: http://www.eng.auburn.edu/users/agrawvd/COURSE/E6270_Spr09/LECTURES/lpd_4_CMOSPower.ppt

Counter. (nd) .Retrieved April 15, 2009, from Wikipedia Website: http://en.wikipedia.org/wiki/Counter Low-power electronics. (nd). Retrieved April 15, 2009, from Wikipedia Website:

http://en.wikipedia.org/wiki/Low-power_electronics Kulkarni, Vidya (nd). Logic Design Chapter – 5 [PowerPoint Presentation]. Retrieved from:

forum.vtu.ac.in/~edusat/Prog5/logd/vrk/Chapter-5.ppt

Page 12: Very low voltage 16-bit counter in high leakage static CMOS technology

Questions?

Please don’t ask any questions.


Dual 4-Bit Binary Counter (Rev. C) - TI.com 4-BIT BINARY COUNTER ... Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. SN74LV393A-Q1

Dual 4-Bit Binary Counter (Rev. C) - TI.com 4-BIT BINARY COUNTER ... Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. SN74LV393A-Q1

Documents
The Acid Test - FPGA · PDF fileThe comparison provides real insight to the differences between these two ... Bipolar CMOS CMOS ... state machine, counter, SSI, MSI, LSI, TTL, CMOS

The Acid Test - FPGA · PDF fileThe comparison provides real insight to the differences between these two ... Bipolar CMOS CMOS ... state machine, counter, SSI, MSI, LSI, TTL, CMOS

Documents
Volume Standard Cell Design with Low Leakage ... · PDF fileAbstract—The leakage current, ... TECHNIQUES TO REDUCE THE POWER DISSIPATION IN CMOS CIRCUITS ... the techniques in circuits

Volume Standard Cell Design with Low Leakage ... · PDF fileAbstract—The leakage current, ... TECHNIQUES TO REDUCE THE POWER DISSIPATION IN CMOS CIRCUITS ... the techniques in circuits

Documents
A Comparative Performance Study of Hybrid SET-CMOS Based ... · signal transmits through the asynchronous up counter ashion. Asynchronous Down Counter A 4 bit hybrid asynchronous

A Comparative Performance Study of Hybrid SET-CMOS Based ... · signal transmits through the asynchronous up counter ashion. Asynchronous Down Counter A 4 bit hybrid asynchronous

Documents
CMOS VLSI Design (A3425) - WordPress.com · 2019-03-30 · CMOS VLSI Design (A3425) Unit V Dynamic Logic Concept Circuits Contents • Charge Leakage • Charge Sharing • The Dynamic

CMOS VLSI Design (A3425) - WordPress.com · 2019-03-30 · CMOS VLSI Design (A3425) Unit V Dynamic Logic Concept Circuits Contents • Charge Leakage • Charge Sharing • The Dynamic

Documents
© 2010 Eric Pop, UIUCECE 598EP: Hot Chips Revisit CMOS Power Dissipation Digital inverter: –Active (dynamic) power –Leakage power –Short-circuit power

© 2010 Eric Pop, UIUCECE 598EP: Hot Chips Revisit CMOS Power Dissipation Digital inverter: –Active (dynamic) power –Leakage power –Short-circuit power

Documents
Challenges in Designing CMOS Wireless System-on-a · PDF fileChallenges in Designing CMOS Wireless System-on-a-chip ... Power Amplifiers with Dynamic Bias ... Leakage current reduction

Challenges in Designing CMOS Wireless System-on-a · PDF fileChallenges in Designing CMOS Wireless System-on-a-chip ... Power Amplifiers with Dynamic Bias ... Leakage current reduction

Documents
Challenges in Designing CMOS Wireless System-on …...Digital Leakage Power Transistor leakage current has increased dramatically with technology scaling Leakage current reduction

Challenges in Designing CMOS Wireless System-on …...Digital Leakage Power Transistor leakage current has increased dramatically with technology scaling Leakage current reduction

Documents
Counter Timer Built-in CMOS Voltage Detector IC · 2019. 10. 12. · unnecessary. Two output types are available (Nch open drain and CMOS output) and detection voltages range from

Counter Timer Built-in CMOS Voltage Detector IC · 2019. 10. 12. · unnecessary. Two output types are available (Nch open drain and CMOS output) and detection voltages range from

Documents
CMOS Leakage and Power Reduction in Transistors and Circuits

CMOS Leakage and Power Reduction in Transistors and Circuits

Documents
MAX338/MAX339 - 8-Channel/Dual 4-Channel, Low-Leakage ...MAX338/MAX339 - 8-Channel/Dual 4-Channel, Low-Leakage, CMOS Analog Multiplexers Subject: ��The MAX338/MAX339 are

MAX338/MAX339 - 8-Channel/Dual 4-Channel, Low-Leakage ...MAX338/MAX339 - 8-Channel/Dual 4-Channel, Low-Leakage, CMOS Analog Multiplexers Subject: ��The MAX338/MAX339 are

Documents
Low Leakage and High Density 4T CMOS SRAM in 45nm Technology

Low Leakage and High Density 4T CMOS SRAM in 45nm Technology

Documents
EFFECT OF LEAKAGE POWER REDUCTION TECHNIQUES ON …arpnjournals.com/jeas/research_papers/rp_2015/jeas_0415_1872.pdf · keeper: a new approach for low power cmos circuit” International

EFFECT OF LEAKAGE POWER REDUCTION TECHNIQUES ON …arpnjournals.com/jeas/research_papers/rp_2015/jeas_0415_1872.pdf · keeper: a new approach for low power cmos circuit” International

Documents
Leakage Current in Sub-Micrometer CMOS Gates - UFRGSinf.ufrgs.br/logics/docman/book_emicro_butzen.pdf · Leakage Current in Sub-Micrometer CMOS Gates Paulo Francisco Butzen and Renato

Leakage Current in Sub-Micrometer CMOS Gates - UFRGSinf.ufrgs.br/logics/docman/book_emicro_butzen.pdf · Leakage Current in Sub-Micrometer CMOS Gates Paulo Francisco Butzen and Renato

Documents
Low-Power Heterogeneous Graphene Nanoribbon-CMOS ... · Low-Power Heterogeneous Graphene Nanoribbon-CMOS Multistate Volatile Memory Circuit 3 Section 5 discusses the leakage analysis

Low-Power Heterogeneous Graphene Nanoribbon-CMOS ... · Low-Power Heterogeneous Graphene Nanoribbon-CMOS Multistate Volatile Memory Circuit 3 Section 5 discusses the leakage analysis

Documents
CD74HC4017 EP HIGH SPEED CMOS LOGIC DECADE COUNTER

CD74HC4017 EP HIGH SPEED CMOS LOGIC DECADE COUNTER

Documents
EE241 - Spring 2010bwrcs.eecs.berkeley.edu/Classes/icdesign/ee241_s10/Lectures/Lecture1-Intro-annotated.pdf“Leakage in Nanometer CMOS Technologi es,” by Narendra and Chandrakasan,

EE241 - Spring 2010bwrcs.eecs.berkeley.edu/Classes/icdesign/ee241_s10/Lectures/Lecture1-Intro-annotated.pdf“Leakage in Nanometer CMOS Technologi es,” by Narendra and Chandrakasan,

Documents
Counter Timer Built-in CMOS Voltage Detector ICrohmfs.rohm.com/en/products/databook/datasheet/ic/power/...Voltage Detector IC Series Counter Timer Built-in CMOS Voltage Detector IC

Counter Timer Built-in CMOS Voltage Detector ICrohmfs.rohm.com/en/products/databook/datasheet/ic/power/...Voltage Detector IC Series Counter Timer Built-in CMOS Voltage Detector IC

Documents
SUBTHRESHOLD LEAKAGE REDUCTION TECHNIQUES FOR LOW … · 2018-09-17 · SUBTHRESHOLD LEAKAGE REDUCTION TECHNIQUES FOR LOW POWER CMOS CELL LIBRARY INTRODUCTION Historically, VLSI designers

SUBTHRESHOLD LEAKAGE REDUCTION TECHNIQUES FOR LOW … · 2018-09-17 · SUBTHRESHOLD LEAKAGE REDUCTION TECHNIQUES FOR LOW POWER CMOS CELL LIBRARY INTRODUCTION Historically, VLSI designers

Documents
IRJET-HIGH GAIN ENHANCED CMOS CHARGE PUMP WITH REDUCED LEAKAGE AND THRESHOLD VOLTAGE

IRJET-HIGH GAIN ENHANCED CMOS CHARGE PUMP WITH REDUCED LEAKAGE AND THRESHOLD VOLTAGE

Documents
for Automotive Counter Timer Built in CMOS Voltage …rohmfs.rohm.com/.../power/voltage_detector/bd45exxxx-m-e.pdfVoltage Detector IC Series for Automotive Counter Timer Built-in CMOS

for Automotive Counter Timer Built in CMOS Voltage …rohmfs.rohm.com/.../power/voltage_detector/bd45exxxx-m-e.pdfVoltage Detector IC Series for Automotive Counter Timer Built-in CMOS

Documents
low pw and leakage current techniques for cmos circuits

low pw and leakage current techniques for cmos circuits

Engineering
Leakage Modeling and Flat Field Correction Algorithm for CMOS …ijmo.org/papers/229-F0007.pdf · algorithm. Index Terms — Leakage model, transistor leakage, CMOS imager, hyper

Leakage Modeling and Flat Field Correction Algorithm for CMOS …ijmo.org/papers/229-F0007.pdf · algorithm. Index Terms — Leakage model, transistor leakage, CMOS imager, hyper

Documents
Very low voltage 16-bit counter in high leakage static CMOS technology

Very low voltage 16-bit counter in high leakage static CMOS technology

Documents
Design of CMOS Cell Libraries for Minimal Leakage · PDF fileThis report is part of the results from the master’s thesis project ’Design of CMOS Cell Libraries for Minimal Leakage

Design of CMOS Cell Libraries for Minimal Leakage · PDF fileThis report is part of the results from the master’s thesis project ’Design of CMOS Cell Libraries for Minimal Leakage

Documents
CMOS area image sensor - Hamamatsu Photonics · The S13101 is an APS type CMOS area image sensor that has high sensitivity in the near infrared region. ... 280 380 mA Counter terminal*17

CMOS area image sensor - Hamamatsu Photonics · The S13101 is an APS type CMOS area image sensor that has high sensitivity in the near infrared region. ... 280 380 mA Counter terminal*17

Documents
Device Modeling for Analog and RF CMOS Circuit Design€¦ · 6.10.2 Models for Gate-induced Drain Leakage (GIDL) and Gate-induced Source Leakage (GISL) Currents 180 6.11 Capacitance

Device Modeling for Analog and RF CMOS Circuit Design€¦ · 6.10.2 Models for Gate-induced Drain Leakage (GIDL) and Gate-induced Source Leakage (GISL) Currents 180 6.11 Capacitance

Documents
Rad-hard high speed 2 to 6 V CMOS logic series€¦ · Rad-hard high speed 2 to 6 V CMOS logic series ... specifications. ... M54HC393 Rad-hard dual binary counter

Rad-hard high speed 2 to 6 V CMOS logic series€¦ · Rad-hard high speed 2 to 6 V CMOS logic series ... specifications. ... M54HC393 Rad-hard dual binary counter

Documents
Standby and Active Leakage Current Control and Minimization in · PDF file · 2012-09-08Standby and Active Leakage Current Control and Minimization in CMOS VLSI ... meet the circuit

Standby and Active Leakage Current Control and Minimization in · PDF file · 2012-09-08Standby and Active Leakage Current Control and Minimization in CMOS VLSI ... meet the circuit

Documents
Leakage Current Modeling in Sub- micrometer CMOS … · Leakage Current Modeling in Sub-micrometer CMOS Complex Gates Thesis presented in partial fulfillment of the requirements for

Leakage Current Modeling in Sub- micrometer CMOS … · Leakage Current Modeling in Sub-micrometer CMOS Complex Gates Thesis presented in partial fulfillment of the requirements for

Documents