• Home

  • Documents

  • Verilog Binary Pattern Recognizer Finite State Machine Application
5
Pattern Recognizer: 01110 Verilog Code for Device `timescale 1ns / 1ps ////////////////////////////////////////////////////////////////////////////////// // Company: // Engineer: // // Create Date: 15:51:40 01/09/2013 // Design Name: // Module Name: PatternRecognizer // Project Name: PatternRecognizer // Target Devices: Any // Tool versions: // Description: You may use information at // http://www.asic-world.com/tidbits/verilog_fsm.html // Using Single Always For Sequential, Combo And Output Logic // // Dependencies: Johannah :D // // Revision: // Revision 0.01 - File Created // Additional Comments: // ////////////////////////////////////////////////////////////////////////////////// module PatternRecognizer( input clock, input pattern, input reset, input enable, output recognizer );

Verilog Binary Pattern Recognizer Finite State Machine Application

Embed Size (px)

DESCRIPTION

A simple Verilog Implementation of a Binary Pattern Recognizer. The Finite state machine diagram is also included for reference. Also, the Waveforms are there as a guide for the final output.

Citation preview

Page 1: Verilog Binary Pattern Recognizer Finite State Machine Application

Pattern Recognizer: 01110

Verilog Code for Device

`timescale 1ns / 1ps ////////////////////////////////////////////////////////////////////////////////// // Company: // Engineer: // // Create Date: 15:51:40 01/09/2013 // Design Name: // Module Name: PatternRecognizer // Project Name: PatternRecognizer // Target Devices: Any // Tool versions: // Description: You may use information at // http://www.asic-world.com/tidbits/verilog_fsm.html // Using Single Always For Sequential, Combo And Output Logic // // Dependencies: Johannah :D // // Revision: // Revision 0.01 - File Created // Additional Comments: // ////////////////////////////////////////////////////////////////////////////////// module PatternRecognizer( input clock, input pattern, input reset, input enable, output recognizer );

Page 2: Verilog Binary Pattern Recognizer Finite State Machine Application

parameter IDLE = 5'b00001; parameter STATE0 = 5'b00010; parameter STATE1 = 5'b00100; parameter STATE2 = 5'b01000; parameter STATE3 = 5'b10000; reg recognizer; reg[4:0] state; always @(posedge clock) begin if (enable && !reset) begin case (state) IDLE: if (!pattern) begin state <= STATE0; recognizer <= 0; end else begin recognizer <= 0; end STATE0: if (pattern) begin state <= STATE1; recognizer <= 0; end else begin recognizer <= 0; state <= STATE0; end STATE1: if (pattern) begin state <= STATE2; recognizer <= 0; end else begin recognizer <= 0; state <= STATE0; end STATE2: if (pattern) begin state <= STATE3; recognizer <= 0; end else begin recognizer <= 0; state <= STATE0; end STATE3: if (pattern) begin state <= IDLE; recognizer <= 1; end else begin state <= STATE0; recognizer <= 1; end default: state <= IDLE; endcase end else begin state <= IDLE; recognizer <= 0; end end endmodule

Verilog Code for Test Bench

`timescale 1ns / 1ps //////////////////////////////////////////////////////////////////////////////// // Company: // Engineer: // // Create Date: 16:15:31 01/09/2013 // Design Name: PatternRecognizer

Page 3: Verilog Binary Pattern Recognizer Finite State Machine Application

// Module Name: D:/ACADS/ECE 195/PatternRecognizer/PatternRecognizer_tb.v // Project Name: PatternRecognizer // Target Device: // Tool versions: // Description: // // Verilog Test Fixture created by ISE for module: PatternRecognizer // // Dependencies: // // Revision: // Revision 0.01 - File Created // Additional Comments: // //////////////////////////////////////////////////////////////////////////////// module PatternRecognizer_tb; // Inputs reg clock; reg pattern; reg reset; reg enable; // Outputs wire recognizer; // Instantiate the Unit Under Test (UUT) PatternRecognizer uut ( .clock(clock), .pattern(pattern), .reset(reset), .enable(enable), .recognizer(recognizer) ); initial begin // Initialize Inputs clock = 0; pattern = 0; reset = 0; enable = 0; // Wait 100 ns for global reset to finish #100; // Add stimulus here #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 0; #20 pattern = 0;

Page 4: Verilog Binary Pattern Recognizer Finite State Machine Application

#20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 0; #20 pattern = 0; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; enable = 1; reset = 0; // Add stimulus here #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 0; #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 0; #20 pattern = 0; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; reset = 1; enable = 0;

Page 5: Verilog Binary Pattern Recognizer Finite State Machine Application

// Add stimulus here #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 0; #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; #20 pattern = 0; #20 pattern = 0; #20 pattern = 0; #20 pattern = 0; #20 pattern = 1; #20 pattern = 1; #20 pattern = 1; $finish; end always begin #10 clock = !clock; end endmodule

References

http://www.asic-world.com/tidbits/verilog_fsm.html Using Single Always For Sequential, Combo And Output Logic http://www-inst.eecs.berkeley.edu/~cs150/Documents/FSM.pdf http://www.cse.nd.edu/courses/cse20221/www/handouts/L17_FSM%20Design%20Example%20with%20Verilog.pdf

http://www.asic-world.com/tidbits/verilog_fsm.html
http://www-inst.eecs.berkeley.edu/~cs150/Documents/FSM.pdf
http://www.cse.nd.edu/courses/cse20221/www/handouts/L17_FSM%20Design%20Example%20with%20Verilog.pdf
http://www.cse.nd.edu/courses/cse20221/www/handouts/L17_FSM%20Design%20Example%20with%20Verilog.pdf

Verilog Tutorial - Verilog HDL Tutorial with Examples

Verilog Tutorial - Verilog HDL Tutorial with Examples

Education
A Verilog Primer - University of California, Berkeleyinst.eecs.berkeley.edu/.../verilog/Verilog_Primer_Slides.pdfA Verilog Primer An Overview of Verilog for Digital Design and Simulation

A Verilog Primer - University of California, Berkeleyinst.eecs.berkeley.edu/.../verilog/Verilog_Primer_Slides.pdfA Verilog Primer An Overview of Verilog for Digital Design and Simulation

Documents
Introduction to Verilog - Oregon State Universityeecs.oregonstate.edu/research/vlsi/teaching/ECE472_FA12/verilog... · Introduction to Verilog ... More recently Verilog is used as

Introduction to Verilog - Oregon State Universityeecs.oregonstate.edu/research/vlsi/teaching/ECE472_FA12/verilog... · Introduction to Verilog ... More recently Verilog is used as

Documents
Sequential Circuit Design Review...1-13 Example: Bit Sequence Recognizer 1101 3.State Assignment: From abstract symbols to binary bit representation of states Each of the m symbolic

Sequential Circuit Design Review...1-13 Example: Bit Sequence Recognizer 1101 3.State Assignment: From abstract symbols to binary bit representation of states Each of the m symbolic

Documents
Verilog Hardware Description Language (Verilog HDL) · PDF fileVerilog HDL 2 Edited by Chu Yu Verilog HDL Brief history of Verilog HDL 1985: Verilog language and related simulator

Verilog Hardware Description Language (Verilog HDL) · PDF fileVerilog HDL 2 Edited by Chu Yu Verilog HDL Brief history of Verilog HDL 1985: Verilog language and related simulator

Documents
AN FFICIENT HOLY QURAN RECITATION RECOGNIZER BASED ON …

AN FFICIENT HOLY QURAN RECITATION RECOGNIZER BASED ON …

Documents
A Microprocessor based Speech Recognizer for Isolated

A Microprocessor based Speech Recognizer for Isolated

Documents
Isolated Digit Recognizer using GMM’s

Isolated Digit Recognizer using GMM’s

Documents
Building A Highly Accurate Mandarin Speech Recognizer

Building A Highly Accurate Mandarin Speech Recognizer

Documents
Verilog Tutorial - UCSBstrukov/ece154aFall2016/labs/verilog6.pdf · Verilog Tutorial Adapted from Krste Asanovic Verilog Fundamentals •History •Data types •Structural Verilog

Verilog Tutorial - UCSBstrukov/ece154aFall2016/labs/verilog6.pdf · Verilog Tutorial Adapted from Krste Asanovic Verilog Fundamentals •History •Data types •Structural Verilog

Documents
Verilog Fundamentals · Verilog Fundamentals. VERILOG FUNDAMENTALS ... Verilog is a HARDWARE DESCRIPTION LANGUAGE. ... Level 2 : Design a digital system using Verilog . (weightage

Verilog Fundamentals · Verilog Fundamentals. VERILOG FUNDAMENTALS ... Verilog is a HARDWARE DESCRIPTION LANGUAGE. ... Level 2 : Design a digital system using Verilog . (weightage

Documents
Verilog Hardware Description Language (Verilog HDL)

Verilog Hardware Description Language (Verilog HDL)

Documents
Naive Bayes Named Entity Recognizer

Naive Bayes Named Entity Recognizer

Documents
VERILOG 2: LANGUAGE BASICSbbaas/180/notes/... · © B. Baas 54 Verilog Constants • Can be specified in a number of formats; use only these four in this class: – binary – hexadecimal

VERILOG 2: LANGUAGE BASICSbbaas/180/notes/... · © B. Baas 54 Verilog Constants • Can be specified in a number of formats; use only these four in this class: – binary – hexadecimal

Documents
Recognizer Issues

Recognizer Issues

Documents
05-Verilog Language Concepts - Amazon S3 · PDF file2 CSE 467 Verilog Digital System Design 3 Verilog Language Concepts Module Basics (cont.) Arrays Verilog operators Verilog data

05-Verilog Language Concepts - Amazon S3 · PDF file2 CSE 467 Verilog Digital System Design 3 Verilog Language Concepts Module Basics (cont.) Arrays Verilog operators Verilog data

Documents
An Efficient Design of Reversible Binary and BCD Adder ...€¦ · An Efficient Design of Reversible Binary and BCD Adder Using VERILOG HDL M.Susmitha Reddy M.Tech (VLSI), Department

An Efficient Design of Reversible Binary and BCD Adder ...€¦ · An Efficient Design of Reversible Binary and BCD Adder Using VERILOG HDL M.Susmitha Reddy M.Tech (VLSI), Department

Documents
Verilog Fundamentals Verilog 1 - Fundamentalscsg.csail.mit.edu/.../handouts/lectures/L02-Verilog-Fundamentals.pdf3 6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 5 Designers

Verilog Fundamentals Verilog 1 - Fundamentalscsg.csail.mit.edu/.../handouts/lectures/L02-Verilog-Fundamentals.pdf3 6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 5 Designers

Documents
Verilog – Sequential Logic - Worcester Polytechnic Instituteusers.wpi.edu/~rjduck/Verilog for synthesis - sequential logic rev... · Verilog – Sequential Logic Verilog for Synthesis

Verilog – Sequential Logic - Worcester Polytechnic Instituteusers.wpi.edu/~rjduck/Verilog for synthesis - sequential logic rev... · Verilog – Sequential Logic Verilog for Synthesis

Documents
Verilog Introduction for System Verilog - Leading Edge · Verilog Introduction for System Verilog This 1 day course provides an introduction to the Verilog syntax with emphasis on

Verilog Introduction for System Verilog - Leading Edge · Verilog Introduction for System Verilog This 1 day course provides an introduction to the Verilog syntax with emphasis on

Documents
A Microprocessor based Speech Recognizer for Isolated ... · A Microprocessor based Speech Recognizer for Isolated Hindi Digits ... isolated Hindi digits. Speech recognition algorithms

A Microprocessor based Speech Recognizer for Isolated ... · A Microprocessor based Speech Recognizer for Isolated Hindi Digits ... isolated Hindi digits. Speech recognition algorithms

Documents
Verilog Tutorial - UCSBstrukov/ece154a/labs/verilog.pdf · Verilog Tutorial Adapted from Krste Asanovic. Verilog Fundamentals •History •Data types •Structural Verilog •Functional

Verilog Tutorial - UCSBstrukov/ece154a/labs/verilog.pdf · Verilog Tutorial Adapted from Krste Asanovic. Verilog Fundamentals •History •Data types •Structural Verilog •Functional

Documents
Sudoku Downloader and Recognizer

Sudoku Downloader and Recognizer

Documents
Binary Context-Sensitive Recognizer (BCSR)

Binary Context-Sensitive Recognizer (BCSR)

Documents
Synchronous Sequential Circuits: Design Procedure and …liacs.leidenuniv.nl/~stefanovtp/courses/DITE/lectures/DITE10.pdf · Design Example1: Sequence Recognizer Sequence Recognizer

Synchronous Sequential Circuits: Design Procedure and …liacs.leidenuniv.nl/~stefanovtp/courses/DITE/lectures/DITE10.pdf · Design Example1: Sequence Recognizer Sequence Recognizer

Documents
Behavioral Modeling using Verilog-A Notes/VerilogA Modeling.pdf · Verilog-AMS Verilog-AMS is an extension of Verilog-A to include digital Verilog co-simulation functionality Works

Behavioral Modeling using Verilog-A Notes/VerilogA Modeling.pdf · Verilog-AMS Verilog-AMS is an extension of Verilog-A to include digital Verilog co-simulation functionality Works

Documents
Verilog II CPSC 321 Andreas Klappenecker Today’s Menu Verilog, Verilog

Verilog II CPSC 321 Andreas Klappenecker Today’s Menu Verilog, Verilog

Documents
An Improved Context-Free Recognizer - University of Maltastaff.um.edu.mt/mros1/SHELF/graham_harrison_ruzzo_1980.pdf · An Improved Context-Free Recognizer • 417 important, it is

An Improved Context-Free Recognizer - University of Maltastaff.um.edu.mt/mros1/SHELF/graham_harrison_ruzzo_1980.pdf · An Improved Context-Free Recognizer • 417 important, it is

Documents
Surgical  tool  recognizer qianlu li

Surgical  tool  recognizer qianlu li

Technology
Sign language recognizer

Sign language recognizer

Technology