17
The Power Delivery Challenge in Integrated Platforms trends and opportunities Horacio Visairo Engineering Manager IL Guadalajara/Physical Technologies Intel Corporation

The Power Delivery Challenge in Integrated Platforms

  • Upload
    others

  • View
    3

  • Download
    0

Embed Size (px)

Citation preview

Page 1: The Power Delivery Challenge in Integrated Platforms

The Power Delivery Challenge in Integrated Platforms

trends and opportunities

Horacio Visairo

Engineering Manager

IL Guadalajara/Physical Technologies

Intel Corporation

Page 2: The Power Delivery Challenge in Integrated Platforms

Computing Systems: Smaller and Smarter Every Day

The trend is clearly to: smaller, more portable, smarter (more

functionality per device)

iPod nano

2

Page 3: The Power Delivery Challenge in Integrated Platforms

The historical trends show: • Number of devices growing about 10x per 10-12 years

3

So what does it take to play in the 100B device market?

Page 4: The Power Delivery Challenge in Integrated Platforms

0.1

1

10

100

1000

10000

100000

1000000

10000000

1960 1970 1980 1990 2000 2010 2020 2030

Volume [cm^3]

The historical trends show: • Number of devices growing about 10x per 10-12 years

• Increasing integration of functionality and hardware

• System size shrinking 10x per decade

4

Page 5: The Power Delivery Challenge in Integrated Platforms

5

“Power Distribution Networks for System-on-Package: Status and Challenges”, Madhavan Swaminathan, et al.

Power Distribution Noise Coupling in System On Package

Page 6: The Power Delivery Challenge in Integrated Platforms

Power Delivery Network

6

Die

VRM

Bulk

caps MF

caps

DSC

Motherboard Package LSC

Package caps are the first to respond

MB caps are the next to respond

Bulk caps come next

The VRM is the last to respond

Objective: Deliver clean power from VRM to Die

“Power Distribution Networks for System-on-Package: Status and Challenges”, Madhavan Swaminathan, et al.

Page 7: The Power Delivery Challenge in Integrated Platforms

Finding de-coupling option to meet targets

7

First Droop

Second Droop

Idie

t

Third Droop

Predicts 1st, 2nd, and 3rd droops

)(_ cappkgZ

)(dieC

)(pdnZ

)(PKGL

)(vrmL

Z(f) highlights design weaknesses

PDN Major Challenges:

• Lower target impedances • Noise coupling

Page 8: The Power Delivery Challenge in Integrated Platforms

So things are going to get small and maybe real fast

Mobile Computing:

What are the implications beyond power distribution?

8

Page 9: The Power Delivery Challenge in Integrated Platforms

Everything gets small, even the battery

• System tear downs show the battery is over 50% of the system volume for phones, tablets,…

Do the batteries become the constraint?

http://en.wikipedia.org/wiki/File:Secondary_cell_energy_density.svg

9

Page 10: The Power Delivery Challenge in Integrated Platforms

0

100

200

300

400

500

600

700

800

0 10 20 30 40 50 60 70 80 90 100

Allo

wa

ble

Po

we

r C

om

sum

pti

on

[m

W]

Volume of Form Factor [cm^3]

Assuming:

-battery=50% vol

-350[Whr/L]

30 Day Operation

Powering Small Volumes Volume [cm^3] 1 day [mW] 30 day [mW]

100 729.166667 24.30555556

10 72.9166667 2.430555556

1 7.29166667 0.243055556

0.1 0.72916667 0.024305556

Budget for power consumption drops with the volume at ~10x per decade

iPhone iPod nano

10

Page 11: The Power Delivery Challenge in Integrated Platforms

Powering Really Small Volumes

0

0.05

0.1

0.15

0.2

0.25

0.3

0.35

0.4

0.45

0.5

0 0.2 0.4 0.6 0.8 1

Allo

wa

ble

Po

we

r C

om

sum

pti

on

[m

W]

Volume of Form Factor [cm^3]

Power Harvesting becomes Interesting

“Energy Harvesting for No-Power Embedded Systems”, A. Valenzuela, Texas Instruments, Oct 28, 2009

Inflection point when harvesting becomes feasible 11

e.g. wearable computing,

electronics in contact lens

Page 12: The Power Delivery Challenge in Integrated Platforms

Batteries, Capacitors, and Harvesting

Circuits will have to be tolerant of voltage non-idealities

Time

Vo

lta

ge

Battery

Time

Vo

lta

ge

Capacitor

Time

Vo

lta

ge

Harvesting

• Power source choice impacts the supply voltage behavior

• Voltage strongly influences circuit behavior:

• Speed, efficiency, aging, error rate,….

12

Page 13: The Power Delivery Challenge in Integrated Platforms

To play in the 100 billion device market

• To get to the 100’s of billions of devices that

have sizes below 1[cm^3]

•Power budgets are in the 100’s of microwatts •Need to lower average power consumption

•Power harvesting becomes interesting •Need to cope with fluctuating voltage/power

levels

These are big challenges, but the opportunity is huge

13

Page 14: The Power Delivery Challenge in Integrated Platforms

To play in the 100 billion device market

• What are some of the things Intel is doing to

reach the inflection point?

• Near Threshold Voltage (NTV) •Lower power and more efficiency per cycle

• Error Detection Sequentials (EDS) •Dealing with power and temp fluctuations

•Requirements identified:

•Sizes below 1[cm^3]

•Ave power budgets <100’s of microwatts •Cope with fluctuating power/voltages

14

Page 15: The Power Delivery Challenge in Integrated Platforms

To play in the 100 billion device market

These are big challenges, but the opportunity is huge

• Requirements identified: • Sizes below 1[cm^3]

• Avg. power budgets <100’s of microwatts

• Cope with fluctuating power/voltages

• Intel is trying to tackle some of these with • Near Threshold Voltage (NTV)

• Error Detection Sequentials (EDS)

• ….

• But this is not enough… •To get there will take more ideas and breakthroughs

•To get there will take many innovations

15

Page 16: The Power Delivery Challenge in Integrated Platforms
Page 17: The Power Delivery Challenge in Integrated Platforms

Legal Notices

• INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL® PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

• Intel may make changes to specifications and product descriptions at any time, without notice.

• All products, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.

• Intel, processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

• Sandybridge and other code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user

• Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance.

• Intel, Intel Inside and the Intel logo are trademarks of Intel Corporation in the United States and other countries.

• *Other names and brands may be claimed as the property of others.

• Copyright © 2009 Intel Corporation.