• Home

  • Documents

  • System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012)...
29
System Verilog Assertions SE767 – Vérification et Test Ulrich Kühne 02/03/2020

System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

  • Upload
    others

  • View
    16

  • Download
    0

Embed Size (px)

Citation preview

Page 1: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

System Verilog AssertionsSE767 – Vérification et Test

Ulrich Kühne02/03/2020

Page 2: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Outline

Introduction

Sequences

Strength & Infinity

Advanced Operators

2/28 SE767 Ulrich Kühne 02/03/2020

Page 3: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

A Practical Verification Language?

LTL and CTL have emerged from theoretical interestBound to specific complexity classes andequivalence notionsNested CTL/LTL properties are hard to understandSubtle semantic differences

F X p ≡ X F p ≡ AX AF p 6≡ AF AX p

F G p 6≡ AF AG p

3/28 SE767 Ulrich Kühne 02/03/2020

Page 4: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

System Verilog Assertions

Industrial standard(IEEE 1800-2012)Embedded in SystemVerilog HDLSuperset of LTLSequences and regular expressionsSupports simulation and formalverification

4/28 SE767 Ulrich Kühne 02/03/2020

Page 5: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Basic Property Structure

// basic property structureproperty foo;

@(posedge clk) disable iff (rst)expr;

endproperty // foo

// verification directivesassert_foo: assert property(foo);assume_foo: assume property(foo);

5/28 SE767 Ulrich Kühne 02/03/2020

Page 6: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Past Values and Value Changes

Value of a signal in the preceding cycle:$past(a)

Shortcut for rising edge:$rose(a) is equal to !$past(a) && a

Shortcut for falling edge:$fell(a) is equal to $past(a) && !a

Shortcut for stable signal:$stable(a) is equal to $past(a) == a

Shortcut for changed signal:$changed(a) is equal to $past(a) ^ a

6/28 SE767 Ulrich Kühne 02/03/2020

Page 7: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Outline

Introduction

Sequences

Strength & Infinity

Advanced Operators

7/28 SE767 Ulrich Kühne 02/03/2020

Page 8: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Sequentially ExtendedRegular Expressions (SERE)

Typical use case: Chains of eventsAwkward to describe in LTLIntuitive description by regular expressionsSyntax resembles known languages (bash, Python, . . . )

8/28 SE767 Ulrich Kühne 02/03/2020

Page 9: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Sequences

a ##1 b ##2 c

clk

a

b

c

t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15

Find all matching cycles. . .

9/28 SE767 Ulrich Kühne 02/03/2020

Page 10: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Variable Delay

a ##[1:3] b

clk

a

b

t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15

Find all matches. . .

10/28 SE767 Ulrich Kühne 02/03/2020

Page 11: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Repetition

Consider sequence:a ##1 a ##1 a ##1 b ##1 b

Shortcut for repeating sequence:a[*3] ##1 b[*2]

Variable repetition:a[*1:3]

11/28 SE767 Ulrich Kühne 02/03/2020

Page 12: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Assertion Semantics

property foo;@(posedge clk)a ##[1:3] b;

endproperty

assert_foo: assert property(foo);

What are we actually verifying here?Sequence a ##[1:3] b must match in all cyclesImplicit always operator (G in LTL)

12/28 SE767 Ulrich Kühne 02/03/2020

Page 13: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Suffix Implication

// suffix implicationfoo ##1 bar |-> pof ##[1:3] mop

clk

foo

bar

pof

mop

13/28 SE767 Ulrich Kühne 02/03/2020

Page 14: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Non-Overlapping Suffix Implication

// non-overlapping suffix implicationfoo ##1 bar |=> pof ##[1:3] mop

clk

foo

bar

pof

mop

14/28 SE767 Ulrich Kühne 02/03/2020

Page 15: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Example

Prop. 1: “Whenever signal rdy is asserted, it muststay asserted for 5 clock cycles”

property rdy_stable;@(posedge clk)!rdy ##1 rdy |=> rdy[*4];

endproperty

15/28 SE767 Ulrich Kühne 02/03/2020

Page 16: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Outline

Introduction

Sequences

Strength & Infinity

Advanced Operators

16/28 SE767 Ulrich Kühne 02/03/2020

Page 17: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Infinity

Special symbol $ for infinity

Can be used in variable delay and repetition

a[*] is a shortcut for a[*0:$]

a[+] is a shortcut for a[*1:$]

Exercise: What is the meaning of this sequence?

(start ##1 busy[*] ##1 done)[+]

17/28 SE767 Ulrich Kühne 02/03/2020

Page 18: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Infinity

Prop. 2: “Whenever signal busy is asserted,rdy must be asserted eventually.”

property rdy_after_busy;@(posedge clk)busy |-> ##[0:$] rdy;

endproperty

This property is wrong!

18/28 SE767 Ulrich Kühne 02/03/2020

Page 19: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Infinity

This assertion has no counter-example

busy |-> ##[0:$] rdy

clk

busy

rdy

19/28 SE767 Ulrich Kühne 02/03/2020

Page 20: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Strength

Use of strong(...) operatorEnforces a match before the end of evaluation(which is infinity in formal verification)Weak and strong versions of many operators

A1: assert property (busy |-> ##[0:$] rdy);A2: assert property (busy |-> strong( ##[0:$] rdy ));A3: assert property (busy |-> eventually rdy);A4: assert property (busy |-> s_eventually rdy);

20/28 SE767 Ulrich Kühne 02/03/2020

Page 21: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Until

a until b

a s_until b

clk

a

b

a until_with b

a s_until_with b

clk

a

b

Attention: Weak until operators allow infinite wait!

clk

a

b

21/28 SE767 Ulrich Kühne 02/03/2020

Page 22: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Outline

Introduction

Sequences

Strength & Infinity

Advanced Operators

22/28 SE767 Ulrich Kühne 02/03/2020

Page 23: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Goto Repetition

Prop. 3: “After signal write is serviced by ack,signal ready should be asserted.”

(write ##1 !ack[*] ##1 ack) |=> ready

Prop. 4: “After signal wr_burst is serviced twice by ack,signal ready should be asserted.”

(wr_burst ##1 !ack[*] ##1 ack ##1 !ack[*] ##1 ack) |=> ready

(wr_burst ##1 (!ack[*] ##1 ack)[*2] ) |=> ready

wr_burst ##1 ack[->2] |=> ready

23/28 SE767 Ulrich Kühne 02/03/2020

Page 24: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Goto Repetition

wr_burst ##1 ack[->2] |=> ready

clk

wr_burst

ack

ready

24/28 SE767 Ulrich Kühne 02/03/2020

Page 25: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Within / Throughout

Prop. 5: “Throughout the whole burst cycle, the signalready should be low.”

!ready throughout (wr_burst ##1 ack[->2])

Prop. 6: “Within a granted bus cycle, a write transactionshould be completed.”

(write ##1 ack[->1]) within (gnt ##1 !gnt[->1])

This property is (probably) wrong!

(write ##1 ack[->1] ##1 1) within (gnt ##1 !gnt[->1])

25/28 SE767 Ulrich Kühne 02/03/2020

Page 26: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Local Variables

Prop. 7: “After a completed write transaction, the value ofwdata is stored in the register entry.”

clk

write

wdata 0xFFE1

ack

entry 0xFFE1

26/28 SE767 Ulrich Kühne 02/03/2020

Page 27: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Local Variables

Prop. 7: “After a completed write transaction, the value ofwdata is stored in the register entry.”

property foo;logic[15:0] tmp;@(posedge clk)(write, tmp = wdata) ##1 ack[->1] |=>

entry == tmp;endproperty

27/28 SE767 Ulrich Kühne 02/03/2020

Page 28: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

Practical Exercise

Formalization of a textual specificationVerification and debugging with qformalSee exercise on websitehttps://sen.enst.fr/verification-formelle

28/28 SE767 Ulrich Kühne 02/03/2020

https://sen.enst.fr/verification-formelle
Page 29: System Verilog Assertions€¦ · System Verilog Assertions Industrial standard (IEEE 1800-2012) Embedded in SystemVerilog HDL Superset of LTL Sequences and regular expressions Supports

References I

Cerny, E., Dudani, S., Havlicek, J., and Korchemny, D. (2015).SVA: The Power of Assertions in SystemVerilog.Springer.

29/28 SE767 Ulrich Kühne 02/03/2020


Assertions in Java

Assertions in Java

Documents
SystemVerilog Assertions Handbook · SystemVerilog Assertions Handbook

SystemVerilog Assertions Handbook · SystemVerilog Assertions Handbook

Documents
Verilog Introduction for System Verilog - Leading Edge · Verilog Introduction for System Verilog This 1 day course provides an introduction to the Verilog syntax with emphasis on

Verilog Introduction for System Verilog - Leading Edge · Verilog Introduction for System Verilog This 1 day course provides an introduction to the Verilog syntax with emphasis on

Documents
SV Assertions

SV Assertions

Documents
Analog Verilog,Verilog-A Tutorial

Analog Verilog,Verilog-A Tutorial

Documents
Superset Documentation

Superset Documentation

Documents
05-Verilog Language Concepts - Amazon S3 · PDF file2 CSE 467 Verilog Digital System Design 3 Verilog Language Concepts Module Basics (cont.) Arrays Verilog operators Verilog data

05-Verilog Language Concepts - Amazon S3 · PDF file2 CSE 467 Verilog Digital System Design 3 Verilog Language Concepts Module Basics (cont.) Arrays Verilog operators Verilog data

Documents
Developing a Unified Superset in Quantifying Ambiguities

Developing a Unified Superset in Quantifying Ambiguities

Documents
Instructions for Installing the SAFARI Montage® SuperSet ...safarimontage.com/pdfs/support/SuperSetXXXVIContentDriveInstructions.pdf · Insert the received SuperSet XXXVI Content

Instructions for Installing the SAFARI Montage® SuperSet ...safarimontage.com/pdfs/support/SuperSetXXXVIContentDriveInstructions.pdf · Insert the received SuperSet XXXVI Content

Documents
Verilog Hardware Description Language (Verilog HDL)

Verilog Hardware Description Language (Verilog HDL)

Documents
SystemVerilog Assertions and Assertion Planning . Part 1: A short tutorial on SystemVerilog Assertions . Part 2: Who should write assertions? Part 3: Planning where to use assertions

SystemVerilog Assertions and Assertion Planning . Part 1: A short tutorial on SystemVerilog Assertions . Part 2: Who should write assertions? Part 3: Planning where to use assertions

Documents
Verilog Fundamentals · Verilog Fundamentals. VERILOG FUNDAMENTALS ... Verilog is a HARDWARE DESCRIPTION LANGUAGE. ... Level 2 : Design a digital system using Verilog . (weightage

Verilog Fundamentals · Verilog Fundamentals. VERILOG FUNDAMENTALS ... Verilog is a HARDWARE DESCRIPTION LANGUAGE. ... Level 2 : Design a digital system using Verilog . (weightage

Documents
Assertions and Triggers

Assertions and Triggers

Documents
Superset Documentation - Read the Docs

Superset Documentation - Read the Docs

Documents
System Verilog Assertions and Coverage

System Verilog Assertions and Coverage

Documents
Core Assertions

Core Assertions

Documents
A Brief Introduction to SystemVerilogcompas.cs.stonybrook.edu/.../slides/03-systemverilog.pdf•SystemVerilog is a superset of another HDL: Verilog –Familiarity with Verilog (or

A Brief Introduction to SystemVerilogcompas.cs.stonybrook.edu/.../slides/03-systemverilog.pdf•SystemVerilog is a superset of another HDL: Verilog –Familiarity with Verilog (or

Documents
FORMAL SPECIFICATION, SYSTEM VERILOG ASSERTIONS & COVERAGEvideos.accellera.org/systemverilog2016/sv16hm597gr9/part2_calderon.… · FORMAL SPECIFICATION, SYSTEM VERILOG ASSERTIONS

FORMAL SPECIFICATION, SYSTEM VERILOG ASSERTIONS & COVERAGEvideos.accellera.org/systemverilog2016/sv16hm597gr9/part2_calderon.… · FORMAL SPECIFICATION, SYSTEM VERILOG ASSERTIONS

Documents
SystemVerilog Assertions for Clock-Domain-Crossing … 2015 Assertions for CDC_Final.pdf · SystemVerilog Assertions for Clock-Domain-Crossing Data Paths ... and guidelines to manage

SystemVerilog Assertions for Clock-Domain-Crossing … 2015 Assertions for CDC_Final.pdf · SystemVerilog Assertions for Clock-Domain-Crossing Data Paths ... and guidelines to manage

Documents
Verilog Fundamentals Verilog 1 - Fundamentalscsg.csail.mit.edu/.../handouts/lectures/L02-Verilog-Fundamentals.pdf3 6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 5 Designers

Verilog Fundamentals Verilog 1 - Fundamentalscsg.csail.mit.edu/.../handouts/lectures/L02-Verilog-Fundamentals.pdf3 6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 5 Designers

Documents
Verilog – Sequential Logic - Worcester Polytechnic Instituteusers.wpi.edu/~rjduck/Verilog for synthesis - sequential logic rev... · Verilog – Sequential Logic Verilog for Synthesis

Verilog – Sequential Logic - Worcester Polytechnic Instituteusers.wpi.edu/~rjduck/Verilog for synthesis - sequential logic rev... · Verilog – Sequential Logic Verilog for Synthesis

Documents
Session3-Exceptions Assertions

Session3-Exceptions Assertions

Documents
Challenges with Power Aware Simulation and Verification · PDF fileAgenda •Introduction •Power-aware (PA) simulation overview •Integrated PA Verilog model •Liberty based assertions

Challenges with Power Aware Simulation and Verification · PDF fileAgenda •Introduction •Power-aware (PA) simulation overview •Integrated PA Verilog model •Liberty based assertions

Documents
SYSTEM VERILOG RTL MODELING WITH EMBEDDED ASSERTIONS · bentuk. Projek ini menyediakan kaedah dan contoh-contoh bagaimana untuk mensintesiskan System Verilog Assertions menggunakan

SYSTEM VERILOG RTL MODELING WITH EMBEDDED ASSERTIONS · bentuk. Projek ini menyediakan kaedah dan contoh-contoh bagaimana untuk mensintesiskan System Verilog Assertions menggunakan

Documents
Verilog II CPSC 321 Andreas Klappenecker Today’s Menu Verilog, Verilog

Verilog II CPSC 321 Andreas Klappenecker Today’s Menu Verilog, Verilog

Documents
Superset Adder Paper

Superset Adder Paper

Documents
SystemVerilog Assertions Are For Design Engineers Too! · 2.1 SystemVerilog Assertion advantages Assertion-like checks can be added into a design using the standard Verilog language

SystemVerilog Assertions Are For Design Engineers Too! · 2.1 SystemVerilog Assertion advantages Assertion-like checks can be added into a design using the standard Verilog language

Documents
The SuperSet Method of membership sales

The SuperSet Method of membership sales

Services
Behavioral Modeling using Verilog-A Notes/VerilogA Modeling.pdf · Verilog-AMS Verilog-AMS is an extension of Verilog-A to include digital Verilog co-simulation functionality Works

Behavioral Modeling using Verilog-A Notes/VerilogA Modeling.pdf · Verilog-AMS Verilog-AMS is an extension of Verilog-A to include digital Verilog co-simulation functionality Works

Documents
SYSTEMVERILOG ASSERTIONS FOR FORMAL … Assertions (SVA) • SystemVerilog (proliferation of Verilog) is a unified hardware design, specification, and verification language

SYSTEMVERILOG ASSERTIONS FOR FORMAL … Assertions (SVA) • SystemVerilog (proliferation of Verilog) is a unified hardware design, specification, and verification language

Documents