semina lphf frnt.docx

Embed Size (px)

Citation preview

  • 8/20/2019 semina lphf frnt.docx

    1/8

    LOW POWER HIGH FREQUENCY SWITCH-MODE

    POWER SUPPLY WITH 50V INPUT-5V OUTPUTS

    SEMINAR REPORT

     

     Submitted by

      AJITH BALAKRISHNAN

      Submitted in partial fulfillment for the award of the Degree

    Of 

    MASTER OF TECHNOLOGY

      IN

  • 8/20/2019 semina lphf frnt.docx

    2/8

    [Type text]

    POWER ELECTRONICS

    AWH ENGINEERING COLLEGE

    CALICUT

     2015

    AWH ENGINEERING COLLEGE, CALICUT

    DEPARTMENT OF ELECTRICAL ELECTRONICSENGINEERING

     

    BONAFIDE CERTIFICATE

     

    This is to certify that the seminar report entitled ‘ LOW POWER HIGH

    FREQUENCY SWITCH-MODE POWER SUPPLY WITH 50V 

  • 8/20/2019 semina lphf frnt.docx

    3/8

    [Type text]

    INPUT-5V OUTPUT’ being submitted by AJITH BALAKRISHNAN , in

     partial fulfillment of the requirement for the degree of Master of Technology in

     Power Electronics under KTU is a bonafide record of the seminar presented by

    him under our guidance and superision!

    Guided By

     Mr. Rohith.K Mrs. Fathima

    Sapna  Assistant Professor AssociateProfessor H.!." "ept. of### "ept. of ###

      A$H #n%%. &o''e%e A$H #n%%.&o''e%e

    ACKNOWLEDGEMENT

    I express my sincere and heartfelt gratitude to M!" R#$%&$ K , Assistant

    Professor of EEE department for his help, valuable suggestions and guidance in

    the preparation of this seminar.

    I also express my sincere thanks to M!'" F(&$%)( S(*+(, Associate

    Professor and Head of Electrical and Electronics Engineering department for 

    extending the moral support.

    I ould also like to express my sincere thanks to my parents, friends and

    above all, !od Almighty for giving me the strength, courage and blessings in the

    successful completion of this seminar.

  • 8/20/2019 semina lphf frnt.docx

    4/8

    [Type text]

    ABSTRACT

      A sitch"mode poer supply is an electronic poer supply  that transfers

     poer from a source to a load. In an #$P#, the pass transistor continually

    sitches beteen lo"dissipation, full"on and full"off states, spending very little

    time in the high dissipation transitions, hich minimi%es the asted energy. &hen

    the fre'uency is increased to the (H) range, the dissipated energy gets higher,

    ruining the efficiency. Hence, in order to reduce the sitching losses and to

    increase the sitching fre'uency, ithout compromising for the efficiency, ne

    topologies had to be invented. *his leads to the development of resonant

    converters. *his paper presents the design of such a resonant converter ith a

    sitching fre'uency in the very high fre'uency range +--- $H%/, a large step

    don ratio +ten times/, and lo output poer +0 &/.#everal different inverters and

    rectifiers are analy%ed and compared. *hree different poer stages are

    implemented1 one ith a large input inductor, one ith a sitch ith small

    capacitances, and one ith a sitch ith lo on"resistance. *he poer stages are

    designed ith the same specifications and efficiencies from 2-.345.67 have been

    achieved.

    https://en.wikipedia.org/wiki/Power_supplyhttps://en.wikipedia.org/wiki/Dissipationhttps://en.wikipedia.org/wiki/Dissipationhttps://en.wikipedia.org/wiki/Power_supply

  • 8/20/2019 semina lphf frnt.docx

    5/8

    [Type text]

     

    CONTENTS

      C$(*&! P( N#"

    8I#* O) )I!9:E# i

    8I#* O) *A;8E# ii

      0. I*IO<   0

      5. #&I*>H $O=E PO&E: #9PP8? 5

    5.0 *heory of operation @

    5.5 Advantages and =isadvantages 3

    5. Applications 3

    . :E#O

  • 8/20/2019 semina lphf frnt.docx

    6/8

    [Type text]

      . :E#Olass =E Inverter 5

    .@ #election of Inverter    54

      2. PO&E: #*A!E# 56

      2.0 $O#)E* ith 8o >O##   -

      2.5 $O#)E* ith 8o : O

  • 8/20/2019 semina lphf frnt.docx

    7/8

    [Type text]

    2 >lass =E :ectifier  

    0

    3 Class DE Rectifer waveorms simulated with PLECS  

    02

    4 >lass E Inverter  

    06

    6 >lass E Inverter aveforms simulated ith P8E>#

    55 0- >lass E)5 Inverter

    5

    00 >lass "5 Inverter aveforms simulated ith P8E>#

    5@05 >lass =E Inverter

    5

    0 Class DE iverter waveorms simulated with PLECS

    !"

    #$  $easurements on the prototype ith lo # O##

    -

    0  %easuremets o the #&'() prototype with *R+',-!

    (!

    02 Achieved (5I< .f # PO9*  actor  and $ next to previous results

  • 8/20/2019 semina lphf frnt.docx

    8/8

    [Type text]

    LIST OF TABLES

    T(/ N# T(/ N() P(

    +.)!

    0 :esults from previous research

    0-

    5 :elation beteen fre'uency and efficiency for converter

    00

    >omparison of :ectifier topologies

    03

    @ >omparison of Inverter topologies

    54