50
With effect from Academic Year 2017-18 SCHEME OF INSTRUCTION AND EXAMINATION BE IV YEAR (Electronics and Communication Engineering) SEMESTER I S.No. Course Code Course Title Scheme of Instruction Scheme of Examination Periods Per Week L/T D/P Duration in Hours Max. Marks Univ. Exams Sessio nals 1 EC 401 Microwave Engineering 4 - 3 75 25 2 EC 402 VLSI Design 4 - 3 75 25 3 EC 403 Electronic Instrumentation 4 - 3 75 25 4 Elective I 4 - 3 75 25 5 Elective II 4 - 3 75 25 6 Industrial Administration and Financial Management 4 - 3 75 25 PRACTICALS 1 EC 431 Microwave Lab - 3 3 50 25 2 EC 432 Embedded C and VLSI Design Lab - 3 3 50 25 3 EC 433 Project Seminar - 3 -- -- 25 TOTAL 24 6 550 225 Elective I Elective II EC 411 Optical Communication EC 421 Embedded Systems EC 412 Digital Image Processing EC 422 Digital Signal Processor & Architecture EC 413 Multi Rate Signal Processing EC 423 Optimization Techniques EC 414 FPGA EC 424 System Automation and Control EC 415 Artificial Neural Networks EC 425 Internet of Things CS XXX Information Security ME XXX Entrepreneurship

SEMESTER I Scheme of Code Instruction Scheme of

  • Upload
    others

  • View
    4

  • Download
    0

Embed Size (px)

Citation preview

Page 1: SEMESTER I Scheme of Code Instruction Scheme of

With effect from Academic Year 2017-18

SCHEME OF INSTRUCTION AND EXAMINATION

BE IV YEAR

(Electronics and Communication Engineering)

SEMESTER – I

S.No. Course

Code Course Title

Scheme of

Instruction Scheme of Examination

Periods Per Week

L/T D/P

Duration

in Hours

Max. Marks

Univ. Exams

Sessionals

1 EC 401 Microwave Engineering 4 - 3 75 25

2 EC 402 VLSI Design 4 - 3 75 25

3 EC 403 Electronic

Instrumentation 4 - 3 75 25

4 Elective – I 4 - 3 75 25

5 Elective – II 4 - 3 75 25

6

Industrial

Administration and

Financial Management

4 - 3 75 25

PRACTICALS

1 EC 431 Microwave Lab - 3 3 50 25

2 EC 432 Embedded C and VLSI

Design Lab - 3 3 50 25

3 EC 433 Project Seminar - 3 -- -- 25

TOTAL 24 6 550 225

Elective – I Elective – II

EC 411 Optical Communication EC 421 Embedded Systems

EC 412 Digital Image Processing EC 422 Digital Signal Processor & Architecture

EC 413 Multi Rate Signal Processing EC 423 Optimization Techniques

EC 414 FPGA EC 424 System Automation and Control

EC 415 Artificial Neural Networks EC 425 Internet of Things

CS XXX Information Security ME XXX Entrepreneurship

Page 2: SEMESTER I Scheme of Code Instruction Scheme of

With effect from Academic Year 2017-18

SCHEME OF INSTRUCTION AND EXAMINATION

BE IV YEAR

(ELECTRONCIS AND COMMUNICATION ENGINEERING)

SEMESTER – II

Elective – III Elective – IV EC 461 Real Time Operating System EC 471 Nano Electronics EC 462 Coding Theory and Techniques EC 472 Global Navigational Satellite Systems EC 463 Design of Fault Tolerant

Systems

EC 473 Fuzzy Logic and Applications

EC 464 Radar Systems EC 474 Wireless Sensor Networks EC 465 Mobile and Cellular

Communication EC475 EMIC

EC 466 System Verilog EC 476 Speech Signal Processing EC 467 Analog VLSI Design EC 477 Advanced Digital Design EC 478 Scripting Language

LA XXX Intellectual Property Rights CE XXX Disaster Mitigation and Management

S.No. Code No. Subject Scheme of

Instruction Scheme of Examination

THEORY L/T D/P

Duration

in Hours

Max. Marks

Univ.

Exams

Sessionals

1 EC 451 Data Communication

Computer Networks 4 - 3 75 25

2 Elective – III 4 - 3 75 25

3 Elective – IV 4 - 3 75 25

PRACTICALS

1 EC 481 General Seminar - 3 -- -- 25

2 EC 482 Project

- 6 Viva-

voce Grade 50

TOTAL 12 9 225 150

Page 3: SEMESTER I Scheme of Code Instruction Scheme of

EC 401 With effect from Academic Year 2017-18

MICROWAVE ENGINEERING

Instruction 4 Periods per week

Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objective:

1. Formulate the wave equation in wave guide for analysis.

2. Identify the use of microwave components and devices in microwave applications.

3. Understand the working principles of all the microwave tubes

4. Understand the working principles of all the solid state devices

5. Understand the various types of Microstrip antennas

UNIT-I

Guided Waves: Propagation of TE, TM and TEM waves between parallel planes. Velocity of propagation, wave impedance, attenuation in parallel plane guides.

UNIT-II

Waveguides: TE and TM waves in rectangular and circular waveguides, Wave Impedance,

Characteristic Wave Impedance, Attenuation and Q of waveguides. Cavity resonators, resonant

frequency and Q, Applications of cavity resonator.

UNIT-III

Microwave Circuits and Components: Concept of Microwave circuit, Normalized voltage and

current, Introduction to scattering parameters and their properties, S parameters for reciprocal and

Non-reciprocal components- Magic Tee, Directional coupler, E and H Plane Tees and their

properties, Attenuators, Phase Shifters, Isolators and circulators.

UNIT-IV

Microwave Tubes: High frequency limitations of conventional tubes, Bunching and velocity

modulation, mathematical theory of bunching, principles and operation of two cavity, multi

cavity and Reflex Klystron.

Theory of crossed field interaction: Principles and operation of magnetrons and crossed field amplifiers, TWT and BWO.

Page 4: SEMESTER I Scheme of Code Instruction Scheme of

UNIT-V Microwave Solid State Devices: Principles of operation, characteristics and applications of Varactor, PIN diode, GUNN diode and IMPATT diode.

Elements of strip lines, micro strip lines, slot lines and fin–lines. SUGGESTED READINGS:

1. E. C. Jordan & Keith G. Balmain, “Electromagnetic Waves and Radiating Systems”, 2/e,

Pearson Education, 2006.

2. Samuel Y. Liao, “Microwave Devices and Circuits”, 3/e, Pearson Education, 2003.

3. R. E. Collins, “Foundations for Microwave Engineering”, 2/e, Wiley India Pvt. Ltd.,

2012.

4. Annapurna Das and Sisir K. Das “ Microwave Engineering “, McGraw Hill Education,

Third edition, 2014

Page 5: SEMESTER I Scheme of Code Instruction Scheme of

EC 402 Effect from the academic year 2017 - 2018

VLSI Design

Instruction 4 periods per week

Duration of University Examination 3 Hours University Examination 75 Marks

Sessional 25 Marks

Objectives:

1. Study of the structure and operation of MOS transistor, CMOS Inverter Design, Bipolar Inverter

2. Demonstrate Lambda based design rules, designing layouts and strategies for buildingLow power gates

3. Design of Combinational logic gates in CMOS and design of Sequential Logic circuits

4. Design of resistive Interconnect, inductive Interconnect and Interconnect coupling capacitance 5. Design single stage CMOS amplifiers using current mirrors.

UNIT-I

Introduction to MOS Technology, Basic MOS Transistor action: Enhancement and Depletion

Modes. Basic electrical properties of MOS, Threshold voltage and Body Effect. Design of MOS

inverters with different loads, Basic Logic Gates with CMOS: INVERTER, NAND, NOR, AOI

and OAI gates. Transmission gate logic circuits, Bi-CMOS inverter.

UNIT-II

MOS and CMOS circuit Design Process: MOS Layers, Stick diagrams, Lambda based Design

rules and Layout diagrams. Basic Circuit Concepts: Sheet Resistance, Area Capacitance and

Delay calculation.

UNIT-III

Combinational Logic: Manchester, Carry select and Carry Skip adders, Crossbar and barrel shifters, Multiplexer.

Sequential Logic: Design of Dynamic Register Element, 3T, 1T Dynamic RAM Cell, 6T Static RAM Cell. D flip flop using Transmission gates. NOR and NAND based ROM Memory Design.

UNIT-IV

Interconnect Design: Introduction, Interconnect RC Delays, Buffer Insertion for verylong wires,

Interconnect coupling capacitance: Components of Couplingcapacitance, Coupling effects on

Delay, Crosstalk, Interconnect Inductance.

Page 6: SEMESTER I Scheme of Code Instruction Scheme of

UNIT-V

Analog VLSI Design: Small Signal Model of MOSFETs, Simple CMOS current mirror, common

sourceamplifier, source follower, common gate amplifier, cascode amplifiers. Source-

degenerated current mirror, cascode current mirror, Wilson current mirror.

Suggested Reading:

1. David A Hodges, Horace G Jackson Resve A Saleg Analysis and Design of Digital

Integrated circuits, McGraw Hill Companies 3rd edition, 2006.

2. Jan M Rabaey, A Chandrakasan, Borvioje N, Digital Integrated Circuits Design

Perspective, 2nd edition, PHI, 2005.

3. Wayne Wolf, Modern VLSI Design, 4th edition, Pearson Education, 2009.

4. Kamran Eshraghian, Douglas A. Pucknell, and Sholeh Eshraghian, “Essentials of VLSI

circuits and systems”, PHI, 2011.

5. John P. Uyemura, “Introduction to VLSI Circuits and Systems”, Wiley India Pvt. Ltd.,

2011.

6. David Johns, Ken Martin, Analog Integrated Circuit Design, John Wiley & sons. 2004

Page 7: SEMESTER I Scheme of Code Instruction Scheme of

EC 403 With effect from Academic Year 2017-18

ELECTRONIC INSTRUMENTATION

Instruction 4 Periods per week

Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objective:

1. Describe characteristic of an instrument and state different Standards of measurements

2. Identify and explain different types of Transducers.

3. Draw and Interpret types of transducers.

4. Designing, analyzing digital voltmeters and Prioritize the instruments.

5. Identify and classify types of Biomedical instruments.

Unit-I

Accuracy, Precision, Resolution and Sensitivity. Errors and their types. Standards of

measurement, classification of standards, IEEE standards, Elements of ISO 9001, Quality

management Standards.

Unit-II

Transducers: classification, factors for selection of a transducer, transducers for measurement

of velocity, acceleration, force, radio activity, Hot wire anemometer. Passive electrical

transducers- Strain gauges and strain measurement, LVDT and displacement measurement,

capacitive transducer and thickness measurement. Active electrical transducers: Piezo electric,

photo conductive, photo voltaic and photo emissive transducers.

Unit-III

Characteristics of sound, pressure, power and loudness measurement. Microphones and their

types. Temperature measurement, resistance wire thermometers, semiconductor thermometers

and thermocouples. Humidity measurement, resistive capacitive, aluminum oxide and crystal

Hygrometer types.

Page 8: SEMESTER I Scheme of Code Instruction Scheme of

Unit-IV

Block diagram, specification and design considerations of different types of DVMs. Digital LCR

meters, Spectrum analyzers. The IEEE488 or GPIB Interface and protocol.

Delayed time base oscilloscope, Digital storage oscilloscope, and mixed signal oscilloscope.

Introduction to virtual instrumentation, SCADA. Data acquisition system block diagram.

Unit-V

Biomedical Instrumentation: Human physiological systems and related concepts. Bio-potential

electrodes Bio-potential recorders – ECG, EEG, EMG, X- ray machines and CT scanners,

magnetic resonance and imaging systems, Ultrasonic Imaging systems.

Suggested Reading:

1. Albert D. Helfric, and William D. Cooper, “Modern Electronic Instrumentation and

Measurement Techniques”, PHI, 2010.

2. H S Kalsi, “Electronic Instrumentation”, 3/e, TMH, 2011.

3. Robert A Witte, “Electronic Test Instruments: Analog and Digital Measurements”, 2/e,

2002.

4. Nakra B.C, and Chaudhry K.K., “Instrumentation, Measurement and Analysis”, TMH,

2004.

5. Khandpur. R.S., “Handbook of Bio-Medical Instrumentation”, TMH, 2003.

Page 9: SEMESTER I Scheme of Code Instruction Scheme of

EC 411 Effect from the academic year 2017 - 2018

OPTICAL FIBER COMMUNICATION

(Elective-I)

Instruction 4 Periods per week Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objectives:

1. Learn concepts of propagation through optical fiber Fiber modes and configurations,

Losses and dispersion through optical fiber.

2. Understand operating principles of light sources and detectors used in optical transmitters

and Receivers.

3. Design an optical link in view of loss and dispersion.

UNIT-I

Evolution of fiber optic system, Elements of Optical Fiber Transmission link, Ray Optics, Optical Fiber

Modes and Configurations, Mode theory of Circular Waveguides, Overview Low frequency data transportation of Modes and Key concepts, Linearly Polarized Modes, Single Mode Fibers and Graded

Index fiber structure and.

UNIT-II

Attenuation - Absorption losses, Scattering losses, Bending Losses, Core and Cladding losses, Signal

Distortion in Optical Waveguides-Information Capacity determination, Group Delay, Material Dispersion, Waveguide Dispersion, Signal distortion in SM fibers-Polarization Mode dispersion,

Intermodal dispersion, Pulse Broadening in Guided Index fibers, Mode Coupling, Types of OFC

Connectors and issues involved Design Optimization of Single and cut-off wavelength.

UNIT-III

Direct and indirect Band gap materials, LED structures, Light source materials, Quantum efficiency, LED power, Modulation of LED, laser Diodes, Modes and Threshold condition, Rate equations, External

Quantum efficiency, Resonant frequencies, Laser Diodes, Temperature effects, Introduction to Quantum

laser, Fiber amplifiers, Power Launching and coupling, Lensing schemes, Fiber-to-Fiber joints, Fiber splicing.

UNIT-IV PIN and APD diodes, Photo detector noise, SNR, Detector Response time, Avalanche Multiplication

Noise, Comparison of Photo detectors, Fundamental Receiver Operation, preamplifiers, Error Sources,

Receiver Configuration, Probability of Error, Quantum Limit.

Page 10: SEMESTER I Scheme of Code Instruction Scheme of

UNIT-V

Point-to-Point link system considerations -Link Power budget, Rise - time budget, Noise Effects on

System Performance, Operational Principles of WDM and Applications. Erbium-doped Amplifiers.

Introductory concepts of SONET/SDH Network. Multiple signal interface in fibers, Bandwidth

utilization, Interface with nano-electronic devices.

Suggested Reading:

1. Gourd Keiser, “Optical Fiber Communication,” 4/e, TMH, 2000.

2. J.Senior, “Optical Communication, Principles and Practice,” PHI, 1994.

3. J.Gower, “Optical Communication System,” PHI, 2001. 4. Binh, “Digital Optical Communications,” First Indian Reprint 2013, (Taylor & Francis), Yesdee

Publications.

Page 11: SEMESTER I Scheme of Code Instruction Scheme of

EC412 Effect from the academic year 2017 - 2018

DIGITAL IMAGE PROCESSING

(Elective-I)

Instruction 4 Periods per week Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objectives:

1. To understand the formation and representation of images digitally

2. To study transform-domain representation of images

3. To know the principles of image compression and enhancement

4. To learn image segmentation and representation techniques

UNIT – I

Elements of Digital Image Processing Systems, Applications of Image Processing, Digital image

representation, elements of visual perception, Image sampling and Quantization, Basic

Relationship between pixels.

UNIT – II

Image transforms and Properties of Fourier transform, Discrete cosine transform, Hadamard

transform, Haar transform, Slant transform, DWT and Hotelling transform.

UNIT – III

Spatial enhancement techniques: Histogram equalization, direct histogram specification, Local

enhancement. Frequency domain techniques: Low pass, High pass and Homomorphic Filtering,

Image Zooming Techniques.

Image Restoration: Degradation model and Algebraic approach for restoration.

UNIT-IV

Redundancies for image compression, Huffman Coding, Arithmetic coding, Bit-plane coding,

loss less and lossy predictive coding. Transform coding techniques: Zonal coding and Threshold

coding.

UNIT-V

Image Segmentation: Fundamentals, Point, Line, and Edge Detection, Segmentation by

Thresholding, Region-Based Segmentation, Segmentation Using Watershed Algorithm

Page 12: SEMESTER I Scheme of Code Instruction Scheme of

Representation and Description: Representation, Some Simple Descriptors, shape Numbers.

Suggested Reading:

1. Gonzalez R.C. and Woods R.E., “Digital Image Processing,” 2/ e, PHI, 2005.

2. Vipul Singh, "Digital Image Processing with Matlab and Lab view” Elsevier 2013.

3. Madhuri A.Joshi, “Digital Image Processing: An algorithmic Approach,” PHI, 2006.

4. Qidwai, “Digital Image Processing,” First Indian Reprint 2013, (Taylor & Francis),

Yesdee Publications.

Page 13: SEMESTER I Scheme of Code Instruction Scheme of

EC 413 Effect from the academic year 2017 - 2018

MULTI RATE SIGNAL PROCESSING

(Elective-I)

Instruction 4 periods per week

Duration of University Examination 3 Hours University Examination 75 Marks

Sessional 25 Marks

Course Objectives:

1. To introduce the fundamentals of multirate signal processing and demonstrate the ability to solve

problems in sample rate conversion, filter banks

2. To Create efficient realizations for up sampling and down sampling of signals using the

polyphase decomposition

3. To develop the ability to design digital filter banks and half-band filters based on the techniques

presented

4. To Utilize MATLAB for signal analysis and digital filter design

UNIT-I

Review of fundamentals of Multirate systems: Decimation by a integer factor D, Interpolation by a

integer factor L, Time- and frequency-domain representation and analysis of decimated and interpolated

signals, Efficient structures for decimation and interpolation filters, Sampling rate conversion by a

rational factor I/D, Inter connection of building blocks, polyphase representation, Multi stage

implementation of sampling-rate conversion, Applications of Multirate systems.

UNIT-II

Multirate Filter banks: Digital filter banks, Uniform DFT filter banks, Polyphase implementation of

Uniform filter banks.

Nyquist filters: Lth-band filters, half band filters, Half-band High pass filter, Window Design of Half-band

Filter, Interpolation and decimation with Low Pass Half-band Filters, Design of Linear-phase Lth band

FIR filters, Relation between Lth-Band filters and power complementary filters.

UNIT-III

Quadrature- Mirror Filter banks: The filter bank structure, Analysis of Two channel QMF bank,

Errors in the QMF bank, Alias free filter banks, Alias-free realization, Alias-free FIR QMF bank, Alias-

free IIR QMF bank, perfect reconstruction(PR) two-channel FIR filter bank, Alias-free L-channel filter

bank.

Page 14: SEMESTER I Scheme of Code Instruction Scheme of

UNIT-IV

Multilevel Filter Banks: polyphase representation, Condition for perfect reconstruction,

Cosine-Modulated L-channel filter banks, prototype low pass filter design, Multilevel filter banks-filter

with equal and unequal pass band widths.

UNIT-V

Wavelets and its applications: Introduction to wavelet Theory, wavelet transform, Definition and

properties, Continuous Wavelet Transform and Discrete Wavelet Transform, Application of Wavelets in

signal processing.

Suggested Readings:

1. Mitra SK “Digital Signal Processing. A Computer Approach.” TMH, 3/E, 2006.

2. Vidyanathan PP, “Multi-rate Systems and Filter Banks,” Pearson Education, 2008.

3. Emmanuel C, Ifeachor and Barrie W Jervis, “Digital Signal Processing: A Practical Approach,”2/e, Pearson Education, 2004.

4. Bruce W Suter, “Multi-rate and Wavelet Signal Processing.” Volume 8, Academic Press, 1998.

Page 15: SEMESTER I Scheme of Code Instruction Scheme of

EC414 Effect from the academic year 2017 - 2018

FIELD PROGRAMMABLE GATE ARRAYS

(Elective-1)

Instruction 4 Periods per week Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objectives:

1. Learn Application Specific IC (ASIC) fundamentals

2. Describe FPGA

3. Calculate power consumption of designed IC

4. Understand Interconnection, Placement and Routing schemes.

5. Learn Verification and testing schemes.

UNIT I

Introduction to ASIC’s: Types of ASIC’s, ASIC design flow, Economies of ASIC’s,

Programmable ASIC’s: CPLD and FPGA. Commercially available CPLD’s and FPGA’s:

XILINX, ALTERA, ACTEL. FPGA Design cycle, Implementation tools: Simulation and

synthesis, Programming technologies. Applications of FPGAs

UNIT II

FPGA logic cell for XILINX, ALTERA and ACTEL ACT, Technology trends,

Programmable I/O blocks, FPGA interconnect: Routing resources, Elmore’s constant, RC

delay and parasitic capacitance, FPGA design flow, Dedicated Specialized components of

FPGAs

UNIT III

FPGA physical design, CAD tools, Power dissipation, FPGA Partitioning, Partitioning

methods. Floor planning: Goals and objectives, I/O, Power and clock planning, Low-level

design entry.

UNIT IV

Placement: Goals and objectives, Placement algorithms: Min-cut based placement, Iterative

Improvement and simulated annealing.

Routing, introduction, Global routing: Goals and objectives, Global routing methods, Back-

annotation. Detailed Routing: Goals and objectives, Channel density, Segmented channel

routing, Maze routing, Clock and power routing, Circuit extraction and DRC.

UNIT V

Verification and Testing: Verification: Logic simulation, Design validation, Timing

verification. Testing concepts: Failures, Mechanism and faults, Fault coverage.

Testing concepts: failures, mechanisms and faults, fault coverage, ATPG methods, and

programmability failures.

Page 16: SEMESTER I Scheme of Code Instruction Scheme of

Suggested Reading:

1. Pak and Chan, Samiha Mourad, Digital Design using Field Programmable Gate

Arrays, Pearson Education, 1st edition, 2009.

2. Michael John Sebastian Smith, Application Specific Integrated Circuits, Pearson

Education Asia, 3rd edition 2001.

3. S. Trimberger, Edr, Field Programmable Gate Array Technology, Kluwer Academic

Publications, 1994.

4. John V.Oldfield, Richard C Dore, Field Programmable Gate Arrays, Wiley

Publications.

Page 17: SEMESTER I Scheme of Code Instruction Scheme of

EC 415

ARTIFICIAL NEURAL NETWORKS

(Elective-I)

Instruction 4 Periods per week Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objectives

1. To understand the functioning of biological neuron and its electronic implementation.

2. To learn different training algorithms in training neural networks.

3. To understand the concepts of pattern recognition and pattern association as applied to

neural networks.

Unit I

Description of biological neuron, Different neuron models, Mcculloch pitts neuron model,

Perceptron and Adaline neuron, Basic learning laws: Hebb's law, Pesceptron, delta, widrow

and Hoff LMS, correlation, winner take and outstar learning.

Unit II

Activation and synaptic dynamics of neural networks: Additive, shunting and stochastic

activation models. Requirements of learning laws, Distinction between the activation and

synaptic dynamics models several categories of learning methods. Recall in Neural networks.

Unit III

Different neural network models and their applications pattern association, pattern storage

(LTM & STM), Pattern clustering and feature map, Neural network memory: Hetro

associative, Interpolative and auto associative.

Unit IV

Feed forward neural networks, multi layer neural network with linear and non linear

Processing units. Peceptron neural networks solution of xoR problem, pesceptron learning

law. Pesceptron convergence theorem, Back propagation learning rule, Features of Back

propagation, and limitations of and extensions of Back Propagation rule.

Unit V

Feedback Neural networks, Linear auto associative feed forward and feedback networks.

Hopfield network, capacity and energy analysis of Hopfield neural network . Stochastic

neuron, Boltzmann machine, Boltzman learning law, Issues in Implementation of Boltzman

learning law.

Suggested Reading:

1. B. Yeganaranarana, Artificial Neural Networks, Prentice Hall, New Delhi, 2007.

2. J.A.Freeman and D.M.Skapura, Neural Networks Algorithms, Applications and Programming Techniques, Addison Wesley, New York, 1999.

3. Simon Haykin, Neural Networks (A Comprehensive Foundation), McMillan College

Publishing Company, New York, 1994.

Page 18: SEMESTER I Scheme of Code Instruction Scheme of

EC 421 w.e.f academic year 2017-2018

EMBEDDED SYSTEMS

(Elective - II)

Instruction 4 Periods per week

DurationofUniversityExamination 3 Hours

UniversityExamination 75 Marks

Sessional 25 Marks

Course objectives:

1. To learn about fundamentals of the embedded system design

2. To understand the Programming model and instruction set of ARM Processor..

3. To acquire knowledge on the serial, parallel and network communication protocols.

4. To understand the embedded system design life cycle and co-design issues.

5. To learn about the various embedded software development tools.

6. To design the embedded system for various applications.

UNIT –I Introduction To Embedded Systems:

Classification, Embedded Processor in a system, Embedded Hardware and Software: Processor

embedded into a system, Processor selection for Embedded System, Embedded System-On–

Chip, Design process in Embedded System, Characteristics and quality attributes of embedded

systems, Design metrics and challenges in Embedded System design.

UNIT-II The Arm Processor Fundamentals and Instruction set:

RISC concepts with ARM Processors, Registers, Current Program status register, pipeline

,Exception, Exceptions, Conditional execution, Interrupts and vector table, Core extensions,

Architectural Revisions, Arm processors Families.

Introduction to ARM Instruction Set:

Data processing instructions, Branch instructions, Data transfer instructions , Software interrupt,

and Program status register instructions.

UNIT-III Serial Bus Communication protocols:

I2C, CAN, USB, Fire wire-IEEE 1394 Bus standard, advanced serial high speed buses. Parallel

Bus device protocols: ISA, PCI, PCI-X , ARM Bus, Advanced parallel high speed buses. Internet

Enabled Systems-Network protocols: HTTP, TCP/IP, Ethernet.

Page 19: SEMESTER I Scheme of Code Instruction Scheme of

UNIT-IV Embedded System design and co-design issues in system development process, Design cycle in the development phase for an Embedded Systems.Embedded software development tools: Host and Target Machines, Linker/Locators for embedded software, Embedded Software into the Target system.

UNIT-V

Integration and testing of embedded hardware, testing methods, debugging techniques,

Laboratory tools and target hardware debugging: Logic Analyzer, simulator, emulator and In

circuit emulator, IDE, RTOS Characteristics, Case Study: Embedded Systems design for

automatic vending machines and digital camera.

Suggested Reading: 1. Raj Kamal, “Embedded Systems-Architecture, Programming andDesign,” 2/e, TMH,

2012.

2. Shibu K V, “Introduction to Embedded systems”, 1/e, McGraw Hill Education, 2009.

3. David E.Simon, “An Embedded software primer,” Pearson Education, 2004.

4. Steve Furber, “ARM System on chip Architecture,” 2/e, Pearson Education.

5. Andrew N.Sloss, Dominic Symes, Chris Wright,”ARM SYSTEM Developer’s Guide

Designing and Optimizing System Software” Elsevier 2015

Page 20: SEMESTER I Scheme of Code Instruction Scheme of

EC 422 Effect from the academic year 2017 - 2018

DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES

(Elective - II)

Instruction 4 Periods per week

DurationofUniversityExamination 3 Hours

UniversityExamination 75 Marks

Sessional 25 Marks

Course Objective:

This course reviews the various transforms in Digital Signal Processing and introduces precision

requirements and errors associated with DSP’s. This course also introduces the Architectures of

Texas Instruments and Analog Devices Digital Signal Processors. This course also introduces the

Interfacing of Memory and I/O Peripherals to DSP’s.

UNIT-I

Introduction to Digital signal-processing system, The sampling process, Discrete time sequences.

Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant

systems, Digital filters, Decimation and interpolation.

Computational Accuracy in DSP Implementations: Number formats for signals and coefficients

in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D

Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter.

UNIT- II:

Architectures for Programmable DSP Devices Basic Architectural features, DSP

Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities,

Address Generation Unit, Programmability and Program Execution, Speed Issues, Features for

External interfacing.

UNIT - III:

Programmable Digital Signal Processors Commercial Digital signal-processing Devices, Data

Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX

Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX

instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX processors,

Pipeline Operation of TMS320C54XX Processors.

Page 21: SEMESTER I Scheme of Code Instruction Scheme of

UNIT- IV:

Analog Devices Family of DSP Devices Analog Devices Family of DSP Devices – ALU and

MAC block diagram, Shifter Instruction, Base Architecture of ADSP 2100, ADSP-2181 high

performance Processor.

Introduction to Blackfin Processor - The Blackfin Processor, Introduction to Micro Signal

Architecture, Overview of Hardware Processing Units and Register files, Address Arithmetic

Unit, Control Unit, Bus Architecture and Memory, Basic Peripherals.

UNIT-V:

Interfacing to DSP Devices Interfacing Memory and I/O Peripherals to Programmable DSP

Devices :Memory space organization, External bus interfacing signals, Memory interface,

Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).

Suggested Reading:

1. Avtar Singh and S. Srinivasan, “Digital Signal Processing Implementations Using DSP

Microprocessors – with Examples from TMS320C54xx”, CENGAGE Learning, India

edition, 2008.

2. Amy Mar, “Digital Signal Processing Applications” Using the ADSP-2100 Family by

The Applications Engineering Staff of Analog Devices, DSP Division, PHI.

3. B.Venkataramani andM. Bhaskar, “Digital Signal Processors, Architecture, Programming

and Applications, Tata McGraw Hill, 2nd edition, 2002.

4. Phil Lapsley, Jeff Bier, Amit Shoham, Edward A. Lee, “DSP Processor Fundamentals,

Architectures & Features”, John Wiley & Sons Inc, 3rd Edition, 2010.

Page 22: SEMESTER I Scheme of Code Instruction Scheme of

EC 423 With effect from Academic Year 2017-18

OPTIMIZATION TECHNIQUES

(ELECTIVE –II)

Instruction 4 Periods per week

Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objectives:

1. To understand the classical optimization techniques

2. To study search methods and Descent methods.

3. To learn genetic algorithms

UNIT I

Use of optimization methods. Introduction to classical optimization techniques, motivation to

the simplex method, simplex algorithm, sensitivity analysis.

UNIT II

Search methods - Unrestricted search, exhaustive search, Fibonocci method, Golden section

method, Direct search method, Random search methods, Univariate method, simplex method,

Pattern search method.

UNIT III

Descent methods, Gradient of function, steepest decent method, conjugate gradient method.

Characteristics of constrained problem, Direct methods, The complex method, cutting plane

method.

UNIT IV

Review of a global optimization techniques such as Monte Carlo method, Simulated

annealing and Tunneling algorithm.

UNIT V

Generic algorithm - Selection process, Crossover, Mutation, Schema theorem, comparison

between binary and floating point implementation.

Suggested Reading

1. SS Rao, “Optimization techniques”, PHI, 1989.

2. Zhigmiew Michelewicz, “Genetic algorithms + data structures = Evaluation programs”,

Springer Verlog, 1992.

3. Merrium C. W., “Optimization theory and the design of feedback control systems”,

McGraw Hill, 1964.

4. Weldo D.J., “Optimum seeking method”, PHI, 1964.

Page 23: SEMESTER I Scheme of Code Instruction Scheme of

EC 424

SYSTEM AUTOMATION AND CONTROL

(Elective - II)

Instruction 4 Periods per week

DurationofUniversityExamination 3 Hours

UniversityExamination 75 Marks

Sessional 25 Marks

Course objectives:

1. To appreciate the role of automation in industries.

2. To learn the various automation techniques and the different ways it can be applied.

3. To have a basic idea of robotic process automation

UNIT-I

Introduction to automation. Role of automation in industries. Process/machine pyramid. Sensors

and actuators. Sensor characteristics. Levels of industrial automation. Functions of each level.

Hierarchical structure of industrial automation systems. Automatic control and supervisory

control and their differences.

UNIT-II

Data acquisition and Signal conditioning, ADC architecture and performance parameters ,

various signal conditioning modules. Use of data acquisition Criteria to choose suitable data

acquisition equipment. Measurement systems structure. Temperature, torque, low and high

pressure guages, force and flow measurements. Applications- heat exchanger, reactor, flow

control in temperature, composition, level and pressure.

UNIT-III

Introduction to systems: Measurement and control. Basic system models. Mathematical models.

Mechanical system building blocks, Electrical system building blocks, Fluid system building

blocks and Thermal system building blocks. Engineering systems: Rotational – translational,

Electromechanical, hydraulic-mechanical.

UNIT-IV

Dynamic responses of systems, system transfer functions, frequency response, closed loop

controllers. Microcontroller basics, architecture, hardware interfacing,programming a

microcontroller. Programmable logic controllers: basic structure, input/output processing,

programming, selection of a PLC.

Page 24: SEMESTER I Scheme of Code Instruction Scheme of

UNIT-V

Motion control and robotics: concepts of motion control system and real world applications.

Components of a motion control system. Motion controller, Motors and mechanical elements,

move types, Motor amplifiers and drives. Feedback devices and motion input/output.

Suggested Readings:

1. W. Bolton, “Mechatronics: Electronic control systems in mechanical and electrical

Engineering,” 3/e, Pearson Education, 2008.

2. S. Mukhopadhyay,S.Sen and A.K. Deb, “Industrial Instrumentation, Control and

Automation, Jaico Publishing House, 2013

3. Robert A. Witte, “Electronic Test Instruments: Analog and Digital Measurements,” 2/e,

Pearson Education, 2002.

4. Dan Necsulescu, “Mechatronics,” 1/e, Pearson Education, 2002.

5. De Silva, “Mechatronics,” First Indian Reprint 2013, Sesi (Taylor & Francis), Yesdee

Publications.

Page 25: SEMESTER I Scheme of Code Instruction Scheme of

EC 425 W.e.f Academic year 2017-2018

INTERNET OF THINGS

(Elective -I)

Instruction 4 Periods per week

DurationofUniversityExamination 3 Hours

UniversityExamination 75 Marks

Sessional 25 Marks

UNIT 1: The Internet of Things: An Overview

The flavour of the Internet of Things , The Technology of the Internet of Things, Design

Principles for Connected Devices, Calm and Ambient Technology, Privacy Web Thinking for

Connected Devices

IoT Applications – Smart Cities, Smart Energy and Smart Grid, Smart Transportation and

Mobility, Smart House, Smart buildings and Infrastructure Smart Factory and smart

Manufacturing, Smart health, Food and Water tracking

IoT and related future technologies – Cloud Computing, Semantic technologies, Autonomy,

Properties of autonomic IoT systems

UNIT 2: Internet Principles and communication technology

Internet Communications: An Overview – IP,TCP, IP protocol Suite, UDP. IP addresses – DNS,

Static and Dynamic IP addresses, MAC Addresses, TCP and UDP Ports, Application Layer

Protocols – HTTP,HTTPS

Communication technology, IoT services and Processes, Data management –Data collection and

analysis, Big Data.

UNIT 3 - IOT System Design

Cost Vs Ease of Production, Prototypes and Production, Open Source Vs Closed Source.

Prototyping Embedded Devices – Sensors, Actuators, Microcontrollers, SoC, Choosing a

platformPrototyping Hardware platforms – Arduino, Raspberry Pi, Beaglebone Black, Wyzbee.

Prototyping the physical design – Laser Cutting, 3D printing, CNC Milling

Device Level Energy Issues – Low power communication, Energy Harvesting

Page 26: SEMESTER I Scheme of Code Instruction Scheme of

UNIT 4 – API Development and Embedded programming

Getting started with API, Writing a new API, Real time Reactions, Other Protocols, Techniques

for writing embedded code:Memory management, Performance and Battery Life, Libraries,

Debugging.

IoT Systems- Logical Design using Python, Physical Devices and Endpoints, Programming

Raspberry Pi with Python

UNIT 5 – Cloud computing and Data analytics and IoT Product Manufacturing

Introduction to Cloud storage models and Communication APIs, Amazon web services for IoT,

Skynet IoT Messaging Platform. Introduction to Data Analytics for IoT

Case studies illustrating IoT Design – Smart Lighting, Weather Monitoring, Smart Irrigation

Business model for IoT product manufacturing, IoT Startups, Mass manufacturing, Ethical issues

in IoT

Suggested Readings:

1. Adrian McEwen and Hakim Cassimally, Designing the Internet of Things. Wiley India

Publishers.

2. Dr. OvidiuVermesan and Dr. Peter Friess, Internet of Things: Converging Technologies

for Smart Environments and Integrated Ecosystems, River Publishers

3. Vijay Madisetti and ArshdeepBahga, Internet of Things (A Hands-on-Approach), VPT

Publisher, 1st Edition, 2014

Page 27: SEMESTER I Scheme of Code Instruction Scheme of

EC431 With effect from Academic Year 2017-18 With effect from Academic Year 2017-18

MICROWAVE LAB

Instruction: 3 Periods per week

Duration of University Examination: 3 Hours

University Examination: 50 Marks

Sessional Marks: 25 Marks

Course objectives:

1. Understand the characteristics of RKO and Gunn oscillator.

2. Measurement of frequency and wavelengths would be learnt by the student.

3. VSWR various TEES would be understood by the student.

4. Radiation pattern would be learnt by the student for horn antenna. 5. How to Create, Simulate and Analyze the different types of Microstrip Antennas by using EM

simulation software.

List of experiments

1. Characteristics of Reflex Klystron oscillator, finding the mode numbers and efficiencies of

different modes.

2. Characteristics of Gunn diode oscillator, Power Output Vs Frequency, Power Output Vs Bias

Voltage.

3. Measurement of frequency and Guide wavelength calculation:

a. Verification of the relation between Guide wavelength, free space wavelength and cutoff Wavelength of X- band rectangular waveguide.

b. Verification of the straight line relation between (1/λg )2 and (1/λ0 )2 and finding the

dimension of the guide.

4. Measurement of low and high VSWRs: VSWR of different components like matched terminals,

capacitive and inductive windows, slide screw tuner for different heights of the tuning posts etc.

5. Measurement of impedance for horn antenna, Matched load and slide screw tuner.

6. To find the S-parameters of Directional coupler.

7. To find the S-parameters of Tees: E plane, H plane and Magic Tee.

8. To find the S-parameters of Circulator.

9. Measurement of radiation patterns for basic microwave antennas like horn and parabolic

reflectors in E-plane and H-plane. Also to finding the gain, bandwidth and beamwidth these

antennas.

Page 28: SEMESTER I Scheme of Code Instruction Scheme of

10. How to Create, Simulate and Analyze the Dipole Antenna Structure by using EM simulation

software

11. How to Create, Simulate and Analyze a Microstrip Rectangular Patch Antenna by using EM

simulation software

12. How to Create, Simulate and Analyze a Probe Feed Patch Antenna by using EM simulation

software

13. How to Create, Simulate and Analyze a The Triangular Microstrip Antenna by using EM

simulation software

NOTE: At least 10experiments to be carried out during the semester

Suggested Readings:

1. M L Sisodia& G S Raghuvanshi, “Basic Microwave Techniques and Laboratory Manual”, New Age International (P) Limited, Publishers.

2. Ramesh Garg, Prakash Bhartia, Inder Bahl and Apisak Ittipiboon “Microstrip Antenna Design HandBook” Artech House Publishers, 2001 ,

Page 29: SEMESTER I Scheme of Code Instruction Scheme of

EC 432 w.e.f Academic year 2017-2018

Embedded C and VLSI Design LAB

Instruction 3 Periods per week

Duration of University Examination 3 Hours

University Examination 50 Marks

Sessional 25

Part A

Write an embedded C program to demonstrate on ARM Micro controller Kit

1. Round Robin Task Scheduling

2. Preemptive Priority Based Task Scheduling

3. Priority Inversion

4. Timing Concept

5. Message and Queues

6. Semaphores

7. Multi Tasking concept of Real Time Application

Part B

Interfacing Programs using embedded C on ARM Micro controller Kit

8. Program to interface 8-Bit LED and switch interface

9. Program to implement Buzzer interface on IDE environment

10. Program to display message in a 2 line x 16 characters LCD display and verify the result

in debug

terminal

11. Stepper motor interface

12. ADC & Temperature sensor LM35 interface

13. Transmission from kit and reception from PC using serial port.

Part C

Transistor Level implementation of CMOS circuits using VLSI CAD tool

14. Basic Logic Gates: Inverter, NAND and NOR

15. Half Adder and Full Adder

16. 4:1 Multiplexer

17. 2:4 Decoder

Note: A minimum of 10 experiments to be performed and at least 3 experiments from each part

to be performed.

Page 30: SEMESTER I Scheme of Code Instruction Scheme of

EC 451 With effect from Academic Year 2017-18

DATA COMMUNICATIONS AND COMPUTER NETWORKS

Instruction 4 Periods per week Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objectives:

1. To provide a conceptual foundation for the study of data communications using the open

Systems interconnect (OSI) model for layered architecture.

2. To study the principles of network protocols and internetworking

3. To understand the Network security and Internet applications.

4. To understand the concepts of switched communication networks.

5. To understand the performance of data link layer protocols for error and flow control.

6. To understand various routing protocols and network security.

UNIT-I Data communication: A Communication Model, The Need for Protocol Architecture and

Standardization, Network Types: LAN, WAN, MAN. Network Topologies: Bus, Star, Ring, Hybrid.

Line configurations. Reference Models: OSI, TCP/IP .

Circuit switching: Circuit Switching Principles and concepts.

Packet switching: Virtual circuit and Datagram subnets, X.25.

UNIT-II Data Link Layer: Need for Data Link Control, Design issues, Framing, Error Detection and

Correction, Flow control Protocols: Stop and Wait, Sliding Window, ARQ Protocols, HDLC.

MAC Sub Layer: Multiple Access Protocols: ALOHA, CSMA, Wireless LAN. IEEE 802.2, 802.3,

802.4,802.11,802.15, 802.16 standards. Bridges and Routers.

UNIT-III

Network Layer: Network layer Services, Routing algorithms : Shortest Path Routing, Flooding,

Hierarchical routing, Broadcast, Multicast, Distance Vector Routing, and Congestion Control

Algorithms.

Internet Working: The Network Layer in Internet :IPV4, IPV6, Comparison of IPV4 and IPV6, IP

Addressing, ATM Networks.

UNIT-IV Transport Layer: Transport Services, Elements of Transport Layer, Connection management, TCP

and UDP protocols, ATM AAL Layer Protocol.

UNIT-V Application Layer: Domain Name System, SNMP, Electronic Mail, World Wide Web.

Network Security: Cryptography Symmetric Key and Public Key algorithms, Digital Signatures,

Authentication Protocols.

6

Page 31: SEMESTER I Scheme of Code Instruction Scheme of

Suggested Reading: 1. Andrew S Tanenbaum, “Computer Networks,” 5/e, Pearson Education, 2011.

2. Behrouz A. Forouzan, “Data Communication and Networking,”3/e, TMH, 2008.

3. William Stallings, “Data and Computer Communications,” 8/e, PHI, 2004.

4. Prakash C. Guptha, “Data Communications and Computer Networks,” PHI.

Page 32: SEMESTER I Scheme of Code Instruction Scheme of

EC461 W.e.f. Academic Year 2017-2018

REAL TIME OPERATING SYSTEMS

(ELECTIVE - III)

Instruction 4 Periods per week Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objectives:

1. To understand the need of real time operating system.

2. To learn the basic concepts of interprocess communication (IPC).

3. To analyze various scheduling algorithms related to RTOS.

4. To introduce the elementary concepts of Vx works.

5. To study the basic concepts of UNIX operating system.

6. To understand the design and development of a target system.

UNIT – I

Introduction to OS and RTOS

Structures of Operating System (Monolithic, Microkernel, Layered, Exo-kernel and Hybrid

kernel structures), Operating system objectives and functions, Virtual Computers, Interaction of

OS and Hardware architecture, Evolution of operating systems, Batch, multi programming,

Multitasking, Multiuser, parallel, distributed and real-time OS.

UNIT – II

Process Management of OS/RTOS

Hard versus Soft Real-Time System: Jobs and Processors, release time, deadlines, and timing

constraints, hard and soft timing constraints, hard real time systems, Uniprocessor Scheduling:

Types of scheduling, scheduling algorithms: FCFS, SJF, Priority, Round Robin, UNIX Multi-

level feedback queue scheduling, Thread scheduling, Multiprocessor scheduling concept, Real

Time scheduling concept.

UNIT – III

Process Synchronization

Concurrency: Principles of Concurrency, Mutual Exclusion H/W Support, Software approaches,

Semaphores and Mutex, Message passing, Monitors, Classical problems of Synchronization:

Readers-Writers problem, Producer Consumer problem, Dining Philosopher problem. Deadlock:

Page 33: SEMESTER I Scheme of Code Instruction Scheme of

Principles of deadlock, Deadlock prevention, Deadlock Avoidance, Deadlock detection, An

Integrated Deadlock Strategies.

UNIT – IV

Introduction to VxWorks/UNIX OS

Elementary Concepts of VxWorks: Multitasking, Task State Transition, Task Control – Task

Creation and Activation, Task Stack, Task Names and IDs, Task Options, Task Information,

Task Deletion and Deletion Safety.

Fundamental Concepts of UNIX Operating Systems

UNIX Kernel – File System, Concepts of –Process, Concurrent Execution & Interrupts. Process

Management – forks & execution. Basic level Programming with System calls, Shell

programming and filters.

UNIT –V

Linux Development Process

Types of Host/Target Development and Debug Setup, Generic Architecture of an Embedded

Linux System, System start up, Types of Boot Configurations, System Memory Layout,

Development Tools: Project Workspace, IDE, GNCC cross platform, selecting and configuring

kernel, setting up boot loader.

Suggested Reading:

1. Andrew S. Tanenbaum, “ Modern Operating Systems,” 4/e, Pearson Edition,2014.

2. Jane W.S.Liu, “Real Time Systems,” 1/e, Pearson Education, Asia, 2002.

3. Jean J Labrose,”Embedded Systems Building Blocks Complete and Ready-to-use

Modules in C”, 2/e, CRC Press 1999.

4. Karim Yaghmour, Jon Masters, Gilad Ben-Yesset, Philippe Gerum”, Building Embedded

Linux Systems, 2/e,O’ Reilly Media, 2008

5. Wind River Systems, “VxWorks Programmers Guide 5.5”, Wind River Systems

Inc.2002

Page 34: SEMESTER I Scheme of Code Instruction Scheme of

EC462 With effect from Academic Year 2017-18

CODING THEORY AND TECHNIQUES

Instruction 4 Periods per week

Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objectives:

1. Understand about encoding and decoding of different codes.

2. Gain knowledge about structural properties of convolutional codes and Viterbi algorithm.

3. Understand about finite fields, its arithmetic and binary and non binary BCH codes.

4. Acquire knowledge about LDPC codes and its decoding.

UNIT-I: Introduction

Coding for reliable digital transmission and storage, types of codes, Modulation and coding,

Maximum Likelihood decoding, types of errors, source coding, Shannon-Fano coding, Huffman

codes, Run-length encoding, Lempel-Ziv codes.

Unit – II:

Block Codes

Important linear block codes, Repetition codes, Hamming codes, a class of single error

correcting and double error correcting codes, Reed-Muller codes, the (24,12 ) Golay code,

product code, Interleaved codes.

Unit-III:

Convolutional codes –

Encoding, structural properties –State diagram, code tree diagram, Maximum-Likelihood

decoding, soft decision and hard decision decoding, the Viterbi algorithm.

Unit-IV:

Low Density parity check codes(LDPC)Codes-

Introduction, Galleger’s method of construction, regular and irregular LDPC codes, other

methods of constructing LDPC codes, Tanner graph, decoding of LDPC codes.

Unit-V:

BCH and RS Codes –

Groups, Fields, Binary arithmetic, Construction of Galois field GF(2m), basic properties of

Galois fields, Introduction to BCH codes and RS codes.

Suggested Readings:

1. Shu Lin and Daniel J. Castello, Jr,”Error Control Coding”, 2/e, Pearson,2010.

2. K.Sam Shanmugam. “Digital and Analog Communication Systems”, Wiley, 2010.

3. Simon Haykin, “ Digital Communication”, 2/e, John Wiley & Sons,2013.

Page 35: SEMESTER I Scheme of Code Instruction Scheme of

EC 463 With effect from Academic Year 2017-18

DESIGN OF FAULT TOLERANT SYSTEMS

(ELECTIVE –III)

Instruction 4 Periods per week Duration of University Examination 3 Hours University Examination 75 Marks Sessional 25 Marks

Course Objectives:

1. To understand the basic concepts and metrics of reliable systems.

2. To be able to comprehend the methods involved in testing of circuits.

3. Appreciating the techniques involved in developing reliable and fault tolerant modules

using redundancy.

4. Gain insight into practical applications of reliable systems.

UNIT-I

Basic concepts of Reliability: Failures and faults, Reliability and failure rate, Relation between

reliability & mean time between failure, Maintainability & Availability, reliability of series and

parallel systems. Modeling of faults. Test generation for combinational logic Circuits:

conventional methods-path sensitization & Boolean difference. Random testing- transition count

testing and signature analysis.

UNIT-II

Fault Tolerant Design-I: Basic concepts ,static,(NMR and use of error correcting codes),

dynamic, hybrid and self purging redundancy, Sift-out Modular Redundancy (SMR), triple

modular redundancy, SMR reconfiguration.3

UNIT-III

Fault Tolerant Design-II: Time redundancy, software redundancy, fail-soft operation, examples

of practical fault tolerant systems, introduction to fault tolerant design of VLSI chips.

UNIT-IV

Self checking circuits: Design of totally self checking checkers, checkers using m-out of a

codes, Berger codes and low cost residue code, self-checking sequential machines, partially self-

checking circuits. Fail safe Design: Strongly fault secure circuits, fail-safe design of sequential

circuits using partition theory and Berger codes, totally self checking PLA design.

Page 36: SEMESTER I Scheme of Code Instruction Scheme of

UNIT-V

Design for testable combination logic circuits: Basic concepts of testability, controllability and

observability. The Reed-Muller expansion technique, level OR-AND-OR design, use of control

and syndrome-testing design. Built-in-test, built-in-test of VLSI chips, design for autonomous self-test, design in testability

into logic boards.

Suggested Reading:

1. Parag K. Lala, “Fault Tolerant & Fault Testable Hardware Design”,PHI, 1985

2. Parag K. Lala, “Digital systems Design using PLD’s”, PHI 1990.

3. N.N. Biswas, “Logic Design Theory”, PHI 1990.

4. Konad Chakraborthy & Pinaki Mazumdar, Fault tolerance and Reliability Techniques for

high – density random – access memories Reason, 2002.

Page 37: SEMESTER I Scheme of Code Instruction Scheme of

EC 464 W.e.f. Academic Year 2017-2018

RADAR SYSTEMS

(ELECTIVE - III)

Instruction 4 Periods per week Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objectives:

1. To familiarize with different Radar Systems.

2. To learn about Radar antennas.

Unit I

Radar Systems: Description of basic radar system and its elements, Radar equation, Block

diagram and operation of a radar, Radar frequencies, Application of Radar, Prediction of range

performance, Minimum detectable signal, Receiver noise figure, Effective noise temperature,

Signal to noise ratio, False alarm time and probability of false alarm, Integration of radar pulses,

Radar cross-section of target, Pulse-repetition frequency and range ambiguities, System losses.

Unit II

CW and FMCW Radars: Doppler effects, CW Radar, FMCW Radar, Multiple frequency CW

radar, Low noise front-ends, A-scope, B-scope, PPI Displays, Duplexers.

Unit III

MTI and Pulse Doppler Radar: MTI radar, Delay line canceller, Multiple and staggered prf,

Blind speeds, Limitations to MTI performance, MTI using range gated Doppler filters, pulse

Doppler radar, Non coherent radar.

Unit IV

Tracking Radar: Sequential lobing, Conical scan, Mono-pulse-amplitude comparison and phase

comparison methods, Tracking in range and in Doppler, Acquisition, comparison of trackers.

Unit V

Search Radar: Range equation, search scans, Effect of surface reflection, Line of Sight (LOS),

propagation effects, Environmental noise. Radar Antennas: Antenna parameters- Parabolic

reflector antennas, Cassegrain antenna, Cosecant - squared Antenna pattern.

Suggested Reading:

1. Skolnik, Merrill I, Introduction to Radar Systems, 3/e, MGH, 2002.

2. Barton. David K, Modern Radar System Analysis, 1/e, Aretech House, 2004.

3. Peebles PZ, ‘Radar Principles’, John – Willey, 2004.

Page 38: SEMESTER I Scheme of Code Instruction Scheme of

EC 465 Effect from the academic year 2017 - 2018

MOBILE CELLULAR COMMUNICATIONS

Instruction 4 Periods per week

Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course objectives:

1. To understand the concept and implementation of frequency reuse and Handoff

techniques and to analyze interference and capacity enhancement.

2. To appreciate the factors influencing outdoor and indoor propagation systems and to

analyze various multiple access protocols based on their merits and demerits.

3. To visualize the system architectures and implementation of GSM and CDMA based

mobile communication systems.

4. To understand the concepts in various Mobile Technologies

UNIT-I

Basic Cellular system and its operation, frequency reuse, channel assignment strategies, Handoff

process, factors influencing handoffs, handoffs in different Generations, Interference and system

capacity, Cross talk, Enhancing capacity and cell coverage, Trunked radio system. Manual and

Automatic Electronic Exchanges.

UNIT-II

Free space propagation model, three basic propagation mechanisms, practical link budget design

using path loss models, outdoor propagation models: Durkin’s model and indoor propagation

model, partition losses. Small scale multipath propagation, Parameters of mobile multipath

channels, types of small scale fading. Cell Tower Antenna/radiation pattern, Mobile antennas/

radiation patterns

UNIT-III

Data multiple access Technologies in Communication: FDMA, TDMA, SSMA, FHMA, CDMA,

SDMA, Packet radio protocols, CSMA, Reservation protocols time Frame details.

UNIT-IV

GSM: Services and Features, System architecture, Radio Sub system, Channel Types, Frame

structure and Signal processing.

CDMA: Digital Cellular standard IS-95, Forward Channel, Reverse Channel.

Page 39: SEMESTER I Scheme of Code Instruction Scheme of

UNIT-V

Comparison of Mobile communication Technologies: 1G, 2G and 2.5G, technology Features of

3G and 4G and 5G, WLAN, Bluetooth, PAN, Trends in Radio and Personal Communications,

UMTS system architecture and Radio Interface.

Suggested Reading:

1. Theodore.S.Rappaport, “Wireless Communications: Principles and Practice,” 2/e,

Pearson Education, 2010.

2. William. C.Y. Lee, “Mobile Communication Engineering,” 2/e, Mc-Graw Hill, 2008.

3. T.L. Singal “Wireless Communication Systems,” 1/e, TMH Publications, 2010.

4. William.C.Y.Lee, “Mobile Cellular Telecommunications: Analog and Digital

Systems,” 2/e, Mc-Graw Hill, 2011.

Page 40: SEMESTER I Scheme of Code Instruction Scheme of

EC 471 Effect from the academic year 2017 - 2018

NANOELECTRONICS

(Elective-IV)

Instruction: 4 Periods per week

Duration of University Examination: 3 Hours

University Examination : 75 Marks

Sessional Marks: 25 Marks

Course objectives:

1. To learn and understand basic concepts of Nano electronics.

2. To know the techniques of fabrication and measurement.

3. To gain knowledge about Nanostructure devices and logic devices.

UNIT I: INTRODUCTION TO NANO ELECTRONICS

Microelectronics towards bio molecule electronics-Particles and waves- Wave-particle duality-

Wave mechanics- Schrödinger wave equation- Wave mechanics of particles: – Atoms and atomic

orbitals- Materials for nano-electronics- Semiconductors- Crystal lattices: Bonding in crystals-

Electron energy bands- Semiconductor hetero structures- Lattice-matched and pseudo morphic

hetero structures- Inorganic-organic hetero structures- Carbon nano materials: nano tubes and

fullerenes.

UNIT II: FABRICATION AND MEASUREMENT TECHNIQUES

Growth, fabrication, and measurement techniques for nanostructures- Bulk crystal and hetero

structure growth-Nanolithography, etching, and other means for fabrication of nanostructures and

nano devices- Techniques for characterization of nanostructures- Spontaneous formation and

ordering of nanostructures- Clusters and nano crystals- Methods of nano tube growth- Chemical and

biological methods for nano scale fabrication- Fabrication of nano-electromechanical systems

UNIT III: PROPERTIES

Dielectrics-Ferroelectrics-Electronic Properties and Quantum Effects-Magneto electronics–

Magnetism and Magneto transport in Layered Structures-Organic Molecules – Electronic

Structures, Properties, and Reactions-Neurons – The Molecular Basis of their Electrical

Excitability-Circuit and System Design- Analysis by Diffraction and Fluorescence Methods-

Scanning Probe Techniques

UNIT IV: NANO STRUCTURE DEVICES Electron transport in semiconductors and nanostructures- Time and length scales of the electrons in

solids- Statistics of the electrons in solids and nanostructures- Density of states of electrons in

nanostructures- Electron transport in nanostructures-Electrons in traditional low-dimensional

structures- Electrons in quantum wells- Electrons in quantum wires- Electrons in quantum dots-

Nanostructure devices- Resonant-tunnelling diodes- Field-effect transistors- Single-electron-transfer

devices- Potential-effect transistors- Light-emitting diodes and lasers- Nano-electromechanical

system devices- Quantum-dot cellular automata.

Page 41: SEMESTER I Scheme of Code Instruction Scheme of

UNIT V: LOGIC DEVICES AND APPLICATIONS

Logic Devices-Silicon MOSFETs-Ferroelectric Field Effect Transistors-Quantum Transport Devices

Based on Resonant Tunnelling-Single-Electron Devices for Logic Applications-Superconductor

Digital Electronics-Quantum Computing Using Superconductors-Carbon Nano tubes for Data

Processing- Molecular Electronics.

Suggested readings:

1. Vladimir V. Mitin, Viatcheslav A. Kochelap, Michael A. Stroscio, “Introduction to Nano

electronics: Science, Nanotechnology, Engineering, and Applications”, 1/e, Cambridge

University Press 2011.

2. Supriyo Datta, “Lessons from Nanoelectronics: A New Perspective on Transport”, World

Scientific, 2012.

3. George W. Hanson, “Fundamentals of Nanoelectronics”, Pearson 2007.

4. Korkin, Anatoli; Rosei, Federico (Eds.), “Nanoelectronics and Photonics”,1/e, Springer

2008.

5. Mircea Dragoman, Daniela Dragoman, “Nanoelectronics: principles and devices”, CRC

Press 2006.

Page 42: SEMESTER I Scheme of Code Instruction Scheme of

EC 472 With effect from Academic Year 2017-18

GLOBAL NAVIGATIONAL SATELLITE SYSTEM

(ELECTIVE - IV)

Instruction 4 Periods per week Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course objectives:

1. To understand fundamentals of Global Position System (GPS)

2. To know the signal structures and error sources of GPS

3. To study architectures of different GPS based augmentation systems.

4. To learn the basic concepts of other GNSS constellations.

5. To know the idea about Regional based navigation systems.

Unit – I

GPS Fundaments: GPS Constellation, Principle of operation, GPS Orbits, Orbital

mechanics and satellite position determination, Time references, Geometric Dilution of

Precision: GDOP, VDOP, PDOP. Solar and Sidereal day, GPS and UTC time.

Coordinate Systems: ECEF, ECI

Unit – II

GPS Signal Structure: GPS signals, C/A and P-Codes, GPS Signal generation, Spoofing

and anti-spoofing, GPS navigation and observation data formats.

Error sources in GPS: Satellite and receiver clock errors, Ephemeris error, Atmospheric

errors, Receiver measurement noise and UERE

Unit – III

GPS Augmentation systems : Classification of Augmentations Systems, Relative

advantages of SBAS and GBAS, Wide area augmentation system (WAAS) architecture,

Local area augmentation system (LAAS) concept, GPS Aided GEO Augmented Navigation

(GAGAN), European Geostationary Navigation Overlay Service (EGNOS) and MTSAT

Satellite-based Augmentation System (MSAS).

Differential GPS: Principle of operation of DGPS, architecture and errors.

Unit – IV

Other GNSSs: Architecture and features of Russian Global Navigation Satellite System

(GLONASS), European Navigation System (Galileo), Chinese Global Navigation System

(BieDou-2/COMPASS), GNSS Applications.

Page 43: SEMESTER I Scheme of Code Instruction Scheme of

Unit – V

Regional Navigation Satellite Systems (RNSS): Indian Regional Navigation Satellite

System (IRNSS), Japan’s Quasi-Zenith Satellite System (QZSS), Chinese Area Positioning

System (CAPS).

GPS Integration: GPS/GIS, GPS/INS, GPS/Pseudolite, GPS/Cellular integrations.

Suggested Reading:

1. Rao G.S., “Global Navigation Satellite Systems – with Essentials of Satellite

Communications”, Tata McGraw Hill, 2010.

2. Sateesh Gopi, “Global Positioning System: Principles and Applications”, TMH, 2005.

3. Elliot D. Kaplan, “Understanding GPS Principles and Applications”, 2/e, Artech

House, 2005.

Page 44: SEMESTER I Scheme of Code Instruction Scheme of

EC 473 Effect from the academic year 2017-2018

FUZZY LOGIC AND APPLICATIONS

(ELECTIVE –IV)

Instruction 4 Periods per week

Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Credits 4

OBJECTIVES:

1. To learn the concepts of regular and fuzzy sets.

2. To gain the knowledge to use fuzzy sets for different applications.

3. To learn the different neural and fuzzy memories.

Unit I

Basics of Fuzzy sets: Fuzzy sets, operation on Fuzzy sets, Extensions of Fuzzy set concepts,

extension principle and its applications. Geometry of fuzzy sets, sets as points, counting with

fuzzy sets.

Unit II

Fuzzy Relations: Basics of fuzzy relations, operations on fuzzy relations, various types of

Binary fuzzy relations, fuzzy relations equations.

Unit III

Membership Functions: Features of the membership function, fuzzification, Membership

value assignments — In tuition, in science, Rank ordering, Neural Networks.

Unit IV

Fuzzy — to — crisp: conversions: Defuzzification methods — Max-membership principle,

central method, weighted average method, mean-max membership, center of sums, center of

largest area, first (or last) of maxima.

Unit V

Fuzzy Associative memories: Fuzzy systems as between — cube mappings, fuzzy and neural

function estimators, neural Vs Fuzzy representation of structured knowledge, FANS as

mappings, fuzzy Hebb FAMS, the bi-directional FAN theorem for correlation minimum

encoding, correlation — product exuding, superimposing FAM rules, recalled outputs and

defizzifaction, FAM structure Architecture. Binary input — output FAMS, example of

Invented pendulum — Fuzzy contains crane control.

Suggested Reading:

1. C.T. Lin and C.S.George Lee, "Neural Fuzzy Systems", PHI, 1996

2. Bant A KOSKO, "Neural Nehvorks and Fuzzy Systems", PHI, 1994

3. Altrock, C.V., "Fuzzy Logic and Neuro Fuzzy Applications explained", PHI, 1995

Page 45: SEMESTER I Scheme of Code Instruction Scheme of

EC 474 Effect from the academic year 2017-2018

WIRELESS SENSOR NETWORKS

(ELECTIVE –IV)

Instruction 4 Periods per week Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objectives:

1. Determine network architectures, node discovery and localization, deployment

strategies, fault tolerance and network security.

2. Build foundation for WSN by presenting challenges of wireless networking at various

protocol layers.

3. Determine suitable protocols and radio hardware.

4. Evaluate the performance of sensor network and identify bottlenecks.

UNIT-I : OVERVIEW OF WIRELESS SENSOR NETWORKS

Challenges for Wireless Sensor Networks-Characteristics requirements-required mechanisms,

Difference between mobile ad-hoc and sensor networks, Applications of sensor networks-

Enabling Technologies for Wireless Sensor Networks

UNIT-II : ARCHITECTURES

Single-Node Architecture - Hardware Components, Energy Consumption of Sensor Nodes,

Operating Systems and Execution Environments,Network Architecture - Sensor Network

Scenarios, Optimization Goals and Figures of Merit, Gateway Concepts.

UNIT-III : NETWORKING SENSORS

Physical Layer and Transceiver Design Considerations, MAC Protocols for Wireless Sensor

Networks, Low Duty Cycle Protocols And Wakeup Concepts - S-MAC, Zigbee: IEEE

802.15.4 MAC Layer, The Mediation Device Protocol, Wakeup Radio Concepts, Address

and Name Management, Assignment of MAC Addresses, Routing Protocols- Energy-

Efficient Routing, Geographic Routing.

Page 46: SEMESTER I Scheme of Code Instruction Scheme of

UNIT-IV : INFRASTRUCTURE ESTABLISHMENT,PLATFORMS AND TOOLS

Topology Control, Clustering, Time Synchronization, Localization and Positioning, Sensor

Tasking and Control.Operating Systems for Wireless Sensor Networks, Sensor Node

Hardware – Berkeley Motes, Programming Challenges, Node-level software platforms,

Node-level Simulators, State-centric programming.

Operating Systems for Wireless Sensor Networks, Sensor Node Hardware – Berkeley Motes,

Programming Challenges, Node-level software platforms, Node-level Simulators, State-

centricprogramming.

UNIT-V :SECURITY IN SENSOR NETWORKS

Security Architectures, Survey of Security protocols for Wireless sensor Networks and their

Comparisons.

Suggested Reading:

1. Holger Karl and Andreas Willig, “Protocols And Architectures for Wireless Sensor

Networks,” John Wiley, 2005.

2. Feng Zhao and Leonidas J. Guibas, “Wireless Sensor Networks - An Information

Processing Approach,” Elsevier, 2007.

3. FazemSohraby, Daniel Minoli, and TaiebZnati, “Wireless Sensor Networks-

Technology, Protocols and Applications,” John Wiley, 2007.

4. Anna Hac, “Wireless Sensor Network Designs,” John Wiley, 2003.

5. Y Wang, “A Survey of Security issues in Wireless sensor Networks”, IEEE

Communications Survey and Tutorials,2006.

Page 47: SEMESTER I Scheme of Code Instruction Scheme of

EC 475 Effect from the academic year 2017 - 2018

ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY

(Elective-IV)

Instruction 4 periods per week

Duration of University Examination 3 Hours

University Examination 75 Marks Sessional 25 Marks

Course Objectives:

1. To understand the radiation effects

2. To estimate the radiation effects on neighborhood systems

3. To learn EMI Prediction models

4. To get acquaint with the EMIC measurement Procedure

UNIT 1

Sources and effects of EMI-Intersystem and intrasystem: EMI predictions and modeling;

Cross talk: cable wiring and coupling: shielding and shielding materials. Grounding and

bounding.

UNIT 2

(a) Transmitter models for EMI predictions: Types of emissions: Amplitude culling

Frequency culling. Detail prediction and Performance prediction of various emissions.

(b) Receiver models for EMI predictions: Receiver EMI functions. Receiver models for

amplitude culling, frequency culling, Detail predictions and performance prediction.

UNIT 3

Antenna models for EMI prediction:

Antenna EMI prediction considerations. Antenna models for amplitude culling, frequency

culling and detail prediction.

Propagation models for EMI prediction

Propagation considerations. Propagation models for amplitude culling, Propagation models

and detail prediction.

UNIT 4

EMI measurement s-Open area test site measurements. Measurement precautions: Radiated

and Conducted interference measurements; control requirements and test methods.

UNIT 5

EMI filters characters of LPF, HPF, BEF, EMI standards-Military and industrial standards.

FCC regulations.

Page 48: SEMESTER I Scheme of Code Instruction Scheme of

Suggested Readings:

1. William Duff G, and Donald RJ., “Series on Electromagnetic interference and

Compatibility”, vol 5, EMI prediction and Analysis Technique, 1972.

2. Prasad kodali V.,”Engineering Electromagnetic Compatibility”, IEEE press, 1996.

3. Weston David. A., “Electromagnetic Compatibility, Principles and applications”, 2/e,

2001.

4. Kaiser BE., Principles of Electromagnetic Compatibility,3rd edition, Norwood MA:

Artech House, 1987.

Page 49: SEMESTER I Scheme of Code Instruction Scheme of

EC 476 With effect from Academic Year 2017-18

SPEECH SIGNAL PROCESSING

(ELECTIVE –IV)

Instruction 4 Periods per week

Duration of University Examination 3 Hours

University Examination 75 Marks

Sessional 25 Marks

Course Objective:

1. Understand the basic mechanism of human speech production

2. Understand digital representation of speech waveforms

3. Understand Short-time analysis and Synthesis techniques

4. Understand Speech synthesizers

5. Understand the various problems with Automatic speech recognition

UNIT I

Introduction to Speech Processing: The mechanism of Speech production, Acoustic Phonetics,

Source-Filter model of speech production.

Representation of Speech waveforms: Delta modulation, Adaptive delta modulation , Differential

PCM, , Adaptive differential PCM.

UNIT II

Time-domain models for Speech processing: Short -Time Energy function, Zero crossing rate,

End point detection, Pitch Period Estimation , Vector quantization. Format Tracking

UNIT III

Speech Signal Analysis: Short-Time Fourier Analysis, Auto correlation function, Linear

Predictive Analysis, Pitch Synchronous Analysis.

Homomorphic Speech Processing: The Complex Cepstrum of Speech and its properties ,

Applications of Cepstral Processing

UNIT IV

Speech Synthesis: Format Synthesis, Linear Predictive Synthesis, Introduction to Text-to-speech,

Articulatory speech synthesis.

Speech Coders: Sub-band coding, Transforms coding, Channel decoder, Formant decoder,

Linear Predictive decoder, Vector Quantizer coder.

Page 50: SEMESTER I Scheme of Code Instruction Scheme of

UNIT V

Automatic Speech Recognition: Problems in Automatic speech Recognition, Dynamic warping,

Hidden Markov models, Speaker Identification / verification.

Suggested reading :

1. L R Rabiner & R W Schafer, “Digital Processing of Speech Signals”, PHI, 1978.

2. F J Owens, “Signal Processing of Speech”, Macmillan, 2000.

3. Papamchalis, “Practical Approaches to Speech Coding”, PHI, 1987.