Router_reg.v - Free Open Source Codes - CodeForge

Embed Size (px)

Citation preview

  • 8/16/2019 Router_reg.v - Free Open Source Codes - CodeForge

    1/4

    Login Sign up | FavoriteSource Codes Point Help LanguageUpload

    Home » Source Code » rouiter design using verilog » router_reg.v

    By udimudi 2015‐01‐10   View s :1   Download s :2 Point s : 2   Rate:0.0

    router_reg.v File view

    From: rouiter design using verilog

    Description:design router using verilog.design a 1x3 router using verilog.

    1

    2

    3

    4

    5

    6

    7

    8

    9

    10

    11

    12

    1314

    15

    16

    17

    18

    19

    20

    21

    22

    23

    24

    25

    26

    27

    2829

    30

    31

    32

    33

    34

    35

    36

    37

    38

    39

    40

    41

    42

    4344

    45

    46

    47

    48

    49

    50

    51

    52

    53

    54

    55

    56

    57

    58

    5960

    61

    62

    63

    64

    65

    /************************************************************************

     MAVEN SILICON CONFIDENTIAL ‐ This is an unpublished, proprietary work

    of Maven Silicon Softech Pvt. Ltd., Bangalore, and is fully protected

    under copyright and trade secret laws. You may not view, use, disclose,

     copy, or distribute this file or any information contained herein except

     pursuant to a valid written license from Maven Silicon Softech Pvt. Ltd.,

     Bangalore

     

    Design Name : router_1X3

     Module Name : router_reg

     Date : 19/09/2009

     Description : This module contains all the status, data

    parity registers required by router_1x3 Author : P R SIVAKUMAR

     Email : [email protected]

     Company : Maven Silicon, Bangalore www.vlsitraining.com

     Version : 1.0 revision 0.0

    *************************************************************************/

    module router_reg ( clock,

      resetn,

      packet_valid,

      data_in,

      fifo_full,

      detect_add,

      lfd_state,

      ld_state,

      lp_state,

      laf_state,  full_state,

      reset_int_reg,

      parity_done,

      low_packet_valid,

      dout,

      err

      );

     

    input clock;

      input resetn;

      input packet_valid;

      input [7:0] data_in;

    input fifo_full;

      input reset_int_reg;

      input detect_add;  input ld_state;

      input lp_state;

      input lfd_state;

      input laf_state;

      input full_state;

     

    output parity_done;

      output low_packet_valid;

      output [7:0] dout;

      output err;

     

    reg parity_done;

      reg low_packet_valid;

      reg [7:0] dout;

      reg err;

     //Internal signals

      reg [7:0] first_byte;

      reg [7:0] full_state_byte;

      reg [7:0] data_parity;

      reg [7:0] parity;

      reg check_error;

    http://www.codeforge.com/http://www.codeforge.com/http://www.codeforge.com/http://www.codeforge.com/pointhttp://www.codeforge.com/help/cfhttp://www.codeforge.com/http://www.codeforge.com/pointhttp://www.codeforge.com/help/cfhttp://www.codeforge.com/article/248808#introductionhttp://www.codeforge.com/article/248808http://www.codeforge.com/article/248808http://www.codeforge.com/codelisthttp://www.codeforge.com/http://www.codeforge.com/help/cfhttp://www.codeforge.com/pointhttp://www.codeforge.com/http://www.codeforge.com/http://www.codeforge.com/user/registration/registerhttp://void%280%29/

  • 8/16/2019 Router_reg.v - Free Open Source Codes - CodeForge

    2/4

    66

    67

    68

    69

    70

    71

    72

    73

    74

    75

    76

    77

    7879

    80

    81

    82

    83

    84

    85

    86

    87

    88

    89

    90

    91

    92

    9394

    95

    96

    97

    98

    99

    100

    101

    102

    103

    104

    105

    106

    107

    108

    109

    110

    111

    112

    113

    114

    115

    116

    117

    118

    119

    120

    121

    122

    123

    124125

    126

    127

    128

    129

    130

    131

    132

    133

    134

    135

    136

    137

    138

    139140

    141

    142

    143

    144

    145

     

    // parity_done status register stores the information

      // that last parity byte has been delivered

      always@(posedge clock)

      begin

      if (resetn == 1'b0)

      parity_done

  • 8/16/2019 Router_reg.v - Free Open Source Codes - CodeForge

    3/4

    File list Tips: You can preview the content of files by clicking file names^_^

    0

    ff_sync.v

    router_reg.vfsm_router.v

    router_1x3.v

    fifo_rtl.v

    Want complete source code? Download it herePoint

     

    : 2

    Download

    Sponsored links

    Name Size Date

    1.96 kB

    4.42 kB 2010-08-18 03:00

    5.03 kB 2011-04-07 07:227.18 kB 2010-08-18 02:59

    6.11 kB 2010-08-18 02:58

    4.67 kB 2011-09-26 23:29

    ...

    < 1   >

    Sponsored links

    146

    147

    148

    149

    150

    151

    152

    153

    154

    155

    156

    157

    158159

    160

    161

    162

    163

    164

    165

    166

    167

    168

    169

    170

    171

    172

    173174

    175

    176

    177

    178

    179

    180

      begin

      data_parity

  • 8/16/2019 Router_reg.v - Free Open Source Codes - CodeForge

    4/4

    © 2014 CodeForge Dev Team All rights reserved. Email:[email protected]

    Join us | Contact | Advertisement

    Elapsed:33.126ms 5.199

    Please input your comm Submit   评分:0.0 2 point Favorite Sharertl.zip

    http://www.codeforge.com/help#contacthttp://www.codeforge.com/help#contacthttp://www.codeforge.com/careermailto:[email protected]