Router.doc

Embed Size (px)

Citation preview

  • 7/25/2019 Router.doc

    1/7

    A

    Project Report On

    DESIGN AND VERIFICATION OF FOUR PORT

    ROUTER

    Submitted in partial fulfillment of the requirements for award of the degree of

    BACHELOR OF TECHNOLOGY

    In

    ELECTRONICS AND COMMUNICATION ENGINEERING

    By

    BHAVYA.CHINTHA (13481A0423)

    Under the guidance of

    Mr. L. VASUDEVA MURTHY

    H!"# CED

    Of

    !I"#!I$

    ELECTRONICS CORPORATION OF INDIA LIMITED

    %A &o'ernment of India nterprise(

    DEPARTMENT OF ELECTRONICS AND COMMUNICATION

    ENGINEERING

    GUDLAVALLERU ENGINEERING COLLEGE

  • 7/25/2019 Router.doc

    2/7

    DECLARATION

    )e hereby declare that the project entitled DESIGN AND VERIFICATION OF

    FOUR PORT ROUTER submitted in partial fulfillment of the requirements for the award

    of degree of B!$%&'r ' T$%'&'*+ in E&$,r'-$ !" C'//-$!,-' E*-r-**

    $his dissertation is our original wor+ and the project has not formed the basis for the award

    of any degree, associate ship, fellowship or any other similar titles and no part of it has been

    published or sent for the publication at the time of submission*

    BHAVYA.CHINTHA

    (13481A0423)

    ii

  • 7/25/2019 Router.doc

    3/7

    ACNOLEDGEMENT

    )e wish to ta+e this opportunity to e-press our deep gratitude to all those who helped,

    encouraged, moti'ated and ha'e e-tended their cooperation in 'arious ways during our

    project wor+* It is our pleasure to ac+nowledgement the help of all those indi'iduals who was

    responsible for foreseeing the successful completion of our project*

    )e would li+e to than+ Mr. L. VASUDEVA MURTHY (H!"# CED) and e-press

    our gratitude with great admiration and respect to our project guide Mr. CH .GOUTHAM

    RA for their 'aluable ad'ice and help throughout the de'elopment of this project by

    pro'iding us with required information without whose guidance, cooperation and

    encouragement, this project couldn.t ha'e been materiali/ed*

    "ast but not the least we would li+e to than+ the entire respondents for e-tending their

    help in all circumstances*

    BHAVYA.CHINTHA

    (13481A0423)

    iii

  • 7/25/2019 Router.doc

    4/7

    ABSTRACT

    0ultiprocessor system on chip is emerging as a new trend for

    system on chip design but the wire and power design constraints are

    forcing adoption of new design methodologies* Researchers pursued a

    scalable solution to this problem i*e* 1etwor+ on !hip %1O!(*

    1etwor+ on chip architecture better supports the integration

    of SO! consists of on chip pac+et switched networ+* $hus the idea is

    borrowed from large scale multiprocessors and wide area networ+

    domain and en'isions on chip routers based networ+* !ores access the

    networ+ by means of proper interfaces and ha'e their pac+ets

    forwarded to destination through multichip routing path*

    In order to implement a competiti'e 1O! architecture, the

    router should be efficiently design as it is the central component of1O! architecture* In this paper we implement a parallel router which

    can support fi'e requests simultaneously* $hus the speed of

    communication can be increased after reducing communication

    bottlenec+ by suing simplest routing mechanism, flow mechanism and

    decoding logic*

    2esign and 'erify the functionality of the 3D-* !"

    r--$!,-' ' 'r 5'r, r',r 'r ,6'r7 ' $%-5 IP core using

    the latest 'erification methodologies, 4ardware 'erification languages

    and 2A tools and qualify the IP for synthesis an implementation*

    567 of ASI! resins. are due to functional bugs* As the functional

    'erification decides the quality of the silicon, we spend 867 of the

    design cycle time only for the 'erification9simulation* In order to

    a'oid the delay and meet the $$0, we use the latest 'erification

    methodologies and technologies and accelerate the 'erification

    process*

    $his project helps one to understand the complete

    functional 'erification process of comple- ASI!s an Soc.s and it gi'esopportunity to try the latest 'erification methodologies, programming

    concepts li+e object oriented programming of 4ardware :erification

    "anguages and sophisticated 2A tools, for the high quality

    'erification*

    $he design and 'erification plan is based on 'erilog

    4ardware 'erification "anguage* $he methodology used for

    'erification is constraint random co'erage dri'en 'erification*

  • 7/25/2019 Router.doc

    5/7

    'i

    Or*!-9!,-' 5r'-&

    !I" was setup under the department of Atomic nergy in the

    year ;58< with a 'iew to generate a strong indigenous capability in the

    field of professional grade electronic* $he initial accent was on self#

    reliance and !I" was engaged in the 2esign 2e'elopment

    0anufacture and 0ar+eting of se'eral products emphasis on three

    technology lines 'i/* !omputers, control systems and

    communications* !I" thus e'ol'ed as a multi#product company

    ser'ing multiple sectors of Indian economy with emphasis on import

    of country substitution and de'elopment of products and ser'ices that

    are of economic and strategic significance to the country*

    lectronics !orporation of India "imited %!I"( entered into

    collaboration with OSI Systems Inc* %www*osi#systems*com( and set

    up a joint 'enture =!I">RAPSI!A1 "I0I$2=* $his ?oint :enture

    manufacture the equipment.s manufactured by RAPSI!A1, U*@,U*S*A with the same state of art $echnology, Requisite $echnology is

    supplied by RAPSI!A1 and the final product is manufactured at

    !I" facility*

    Recogni/ing the need for generating quality I$ professionals

    and to meet the growing demand of I$ industry, a separate di'ision

    namely !2 has been established to impart quality and professional

    I$ training under the brand name of !I$* !I$, the prestigious

    offshoot of !I" is an emerging winner and is at the fore front of I$

    education in the country*M--'

    !I".s mission is to consolidate its status as a 'alued national

    asset in the area of strategic electronics with specific focus on Atomic

    nergy, 2efense, Security and such critical sectors of strategic

    national importance*

    O:;$,-

    $o continue ser'ices to the country.s needs for the peaceful

    uses Atomic nergy* Special and Strategic requirements of

    2efence and Space, lectronics Security System and Supportfor !i'il a'iation sector*

  • 7/25/2019 Router.doc

    6/7

    $o establish newer $echnology products such as !ontainer

    Scanning Systems and -plosi'e 2etectors*

    $o reengineer the company to become nationally and

    internationally competiti'e by paying particular attention to

    deli'ery, cost and quality in all its acti'ities* $o e-plore new a'enues of business and wor+ for growth in

    strategic sectors in

    addition to wor+ing reali/ing technological solutions for the benefit of

    society in areas li+e Agriculture, ducation, 4ealth, Power,

    $ransportation, ood, 2isaster 0anagement etc*

    D---'

    $he !ompany is organi/ed into di'isions ser'ing 'arious

    sectors, national and !ommercial Importance* $hey are 2i'isions

    ser'ing nuclear sector li+e !ontrol Automation 2i'ision %!A2(,

    Instruments Systems 2i'ision %IS2(, 2i'isions Ser'ing defence

    sector li+e !ommunications 2i'ision %!12(, Antenna Products

    2i'ision %AP2(, Ser'o Systems 2i'ision %SS2( etc*, 2i'isions

    handling !ommercial Products are $elecom 2i'ision %$!2(,

    !ustomer Support 2i'ision %!S2(, !omputer ducation 2i'ision

    %!2(*

    :ii

    E

  • 7/25/2019 Router.doc

    7/7

    'iii