-
Quick Start Guide
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106,
U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Quick Start Guide for using the Triggered Capture Feature of the
HSC-ADC-EVALCZ Capture Board with the AD9629 ADC Evaluation
Board
Rev. PrA | Page 1 of 6
TYPICAL SETUP
Figure 1. AD9629 Evaluation Board and HSC-ADC-EVALCZ Data
Capture Board
EQUIPMENT NEEDED
• 2 switching power supplies (6.0 V, 2.5 A), CUI
EPS060250UH-PHP-SZ (or equivalent)
• Analog signal source and anti aliasing filter (if test signal
is to be applied)
• Analog Clock source (if not using the on-board crystal)
• PC running Windows
• USB 2.0 port recommended
• AD9629 Evaluation Board (AD9629-xxEBZ)
• HSC-ADC-EVALCZ FPGA Data Capture Board
HELPFUL DOCUMENTS
• AD9649_29_09 User Guide -
http://wiki.analog.com/resources/eval/ad9266-80ebz_ad9649-80ebz_ad9629-80ebz_ad9609-80ebz
• VisualAnalog Converter Evaluation Tool User Manual, AN-905
-
AD9629 Quickstart Guide
Rev. PrA | Page 2 of 6
• High Speed ADC SPI Control Software User Manual, AN-878
• Interfacing to High Speed ADCs via SPI, AN-877
SOFTWARE NEEDED
• VisualAnalog (
http://www.analog.com/en/converters-tools/adc-tools/topic.html
)
• SPIController (
http://www.analog.com/en/converters-tools/adc-tools/topic.html
)
• ad9649_fifo5.bin FPGA file (supplied separately) Documents are
available at http://www.analog.com. For any questions, please send
an email to [email protected].
TESTING
(Note: Though AD9629 is mentioned in this document, this
procedure also applies to the AD9649 and AD9609) 1. Setup the
AD9629 evaluation kit as described in the AD9629 User Guide (
http://wiki.analog.com/resources/eval/ad9266-
80ebz_ad9649-80ebz_ad9629-80ebz_ad9609-80ebz ). Verify that the
evaluation kit is converting and processing data as specified in
the User Guide.
a. Make sure that the HSC-ADC-EVALCZ jumper J9 is in the 2.5V
position. 2. Additionally, hardware connections to the SMA
connectors SMA1 J7 and SMA2 J5 (see Figure 1) are needed. The
voltage on SMA2
will be monitored. A 0V � 2.5V rising edge will later be applied
to SMA1 to trigger capture. Setup appropriate hardware to
accomplish this.
3. In VisualAnalog, navigate to the Samples Canvas: File � New .
. .
Select the Samples Canvas. Click Open.
4. You might get a window that looks like this:
If so, click Yes and proceed.
-
Evaluation Board QuickStart
Guide QS-AD9629-Trig
Rev. PrA | Page 3 of 6
5. The samples canvas will look something like the following
picture. Click the Settings button on the ADC Data Capture
block.
6. Clicking the Settings button above will bring up a window
with three tabs. In the Capture Board tab, enter a number like
10000 into the Fill Delay (ms) field. The purpose for this number
will be seen later. Then browse to the location of the
ad9649_fifo5.bin file (supplied separately), select it and click
Open in the browse window, and the click Program as shown below.
After the Program button is clicked, the voltage on SMA2 should
move from a few millivolts up to about 2.5V. Click on the OK button
in the ADC Data Capture Settings window (shown below).
7. Start SPIController software, if it is not already running.
Use the menu bar to navigate File � Cfg Open. In the default
directory that comes up, there should be a file with a name similar
to AD9629_12Bit_80MSspiR03.cfg . Select this file and click Open.
This takes you to the AD9629 configuration environment.
8. In SPIController, again navigate File � Cfg Open. This time
choose the file named ADFPGAspiR03.cfg . Click Open. This will
produce a register read/write window. Enter values as shown below.
This FPGA register write enables triggered capture.
-
AD9629 Quickstart Guide
Rev. PrA | Page 4 of 6
After writing Register 0x06 = 0x02, click on Read to be sure
that “2” appears in the Read field.
9. Now the evaluation setup is configured for externally
triggered capture. Push the Run button on the VisualAnalog top
bar.
The evaluation board will now wait for a rising 2.5V edge to be
applied to SMA1. Voltage on SMA2 should still be 2.5V, as mentioned
in Step 6. This indicates that the system is ready to capture data,
triggered by an edge to be applied to SMA1.
10. Apply a rising edge (2.5V) on SMA1. This edge needs to be
applied before the end of the Fill Delay interval specified in Step
6. If 10000 was entered in Step 6, you will have 10000 milliseconds
from when the Run button was pushed, to apply the edge.
11. After the Fill Delay interval has passed, data that was
captured by external trigger will appear graphically on the
VisualAnalog canvas. Note that the data will not appear when the
trigger edge is applied. It will appear after the Fill Delay
interval has passed.
12. To store the captured data, push the Settings button on the
graph window.
-
Evaluation Board QuickStart
Guide QS-AD9629-Trig
Rev. PrA | Page 5 of 6
13. This brings up a Graph Settings window. In the General tab,
check the Save Files box within the Data Files field.
14. In the Data Settings tab, check the boxes indicated below.
Push the Browse . . . button to navigate to the location where data
is to be stored, and enter desired filename.
-
AD9629 Quickstart Guide
Rev. PrA | Page 6 of 6
15. Optional Step: In the Graph Window tab, the Float
automatically check box, if checked, causes the graph to pop-up and
“float” when the Run button is pushed. To disable this, uncheck
this box. Push OK to save the settings and close the window.
16. The data captured by external trigger will be saved to the
file specified in Step 14.
