Preliminary N79E352/N79E352R Data Sheet 8-BIT · PDF fileLead Free (RoHS) DIP40: N79E352ADG Lead Free (RoHS) PLCC44: N79E352APG Lead Free (RoHS) PQFP44: N79E352AFG Lead Free (RoHS)

  • Upload
    vuminh

  • View
    232

  • Download
    0

Embed Size (px)

Citation preview

  • Preliminary N79E352/N79E352R Data Sheet

    8-BIT MICROCONTROLLER

    - 1 -

    Table of Contents-

    1. GENERAL DESCRIPTION .......................................................................................................... 4 2. FEATURES ................................................................................................................................. 5 3. PARTS INFORMATION LIST ..................................................................................................... 6

    3.1 Lead Free (RoHS) Parts information list ......................................................................... 6 4. PIN CONFIGURATIONS ............................................................................................................. 7 5. PIN DESCRIPTIONS .................................................................................................................. 9 6. FUNCTIONAL DESCRIPTION .................................................................................................. 11

    6.1 On-Chip Flash EPROM ................................................................................................. 11 6.2 I/O Ports ........................................................................................................................ 11 6.3 Serial I/O ....................................................................................................................... 11 6.4 Timers ........................................................................................................................... 11 6.5 Interrupts ....................................................................................................................... 11 6.6 Data Pointers ................................................................................................................ 11 6.7 Architecture ................................................................................................................... 11 6.8 Power Management ...................................................................................................... 12

    7. MEMORY ORGANIZATION ...................................................................................................... 13 7.1 Program Memory (on-chip Flash) ................................................................................. 13 7.2 Data Memory ................................................................................................................. 14 7.3 Scratch-pad RAM and Register Map ............................................................................ 14

    8. SPECIAL FUNCTION REGISTERS .......................................................................................... 17 8.1 SFR Location Table ...................................................................................................... 17 8.2 SFR Detail Bit Descriptions ........................................................................................... 21

    9. INSTRUCTION .......................................................................................................................... 51 9.1 Instruction Timing .......................................................................................................... 58 9.2 MOVX Instruction .......................................................................................................... 62 9.3 External Data Memory Access Timing .......................................................................... 63 9.4 Wait State Control Signal .............................................................................................. 66

    10. POWER MANAGEMENT .......................................................................................................... 67 10.1 Idle Mode ...................................................................................................................... 67 10.2 Economy Mode ............................................................................................................. 67 10.3 Power Down Mode ........................................................................................................ 68

  • Preliminary N79E352/N79E352R Data Sheet

    - 2 -

    11. RESET CONDITIONS ............................................................................................................... 69 11.1 Sources of reset ............................................................................................................ 69 11.2 Reset State ................................................................................................................... 69

    12. PROGRAMMABLE TIMERS/COUNTERS ................................................................................ 71 12.1 Timer/Counters 0 & 1 .................................................................................................... 71 12.2 Time-base Selection ..................................................................................................... 71 12.3 Timer/Counter 2 ............................................................................................................ 74

    13. NVM MEMORY ......................................................................................................................... 78 13.1 Operation ...................................................................................................................... 78

    14. WATCHDOG TIMER................................................................................................................. 80 15. UART SERIAL PORT ................................................................................................................ 82

    15.1 Mode 0 .......................................................................................................................... 82 15.2 Mode 1 .......................................................................................................................... 83 15.3 Mode 2 .......................................................................................................................... 84 15.4 Mode 3 .......................................................................................................................... 87 15.5 Framing Error Detection ................................................................................................ 88 15.6 Multiprocessor Communications ................................................................................... 88

    16. I2C SERIAL PORT .................................................................................................................... 90 16.1 I2C Bus ......................................................................................................................... 90 16.2 The I2C Control Registers: ........................................................................................... 91 16.3 Modes of Operation ...................................................................................................... 93 16.4 Data Transfer Flow in Five Operating Modes ............................................................... 94

    17. TIMED ACCESS PROTECTION ............................................................................................. 100 18. INTERRUPTS ......................................................................................................................... 102

    18.1 Interrupt Sources ........................................................................................................ 102 18.2 Priority Level Structure ................................................................................................ 103 18.3 Interrupt Response Time ............................................................................................ 105 18.4 Interrupt Inputs ............................................................................................................ 105

    19. KEYBOARD FUNCTION ......................................................................................................... 106 20. INPUT CAPTURE ................................................................................................................... 108 21. PULSE WIDTH MODULATED OUTPUTS (PWM) ................................................................. 110 22. I/O PORT ................................................................................................................................. 111

    22.1 Quasi-Bidirectional Output Configuration .................................................................... 111 22.2 Open Drain Output Configuration ............................................................................... 112 22.3 Push-Pull Output Configuration................................................................................... 113 22.4 Input Only Mode .......................................................................................................... 113

  • Preliminary N79E352/N79E352R Data Sheet

    Publication Release Date: Jul, 29, 2009 - 3 - Revision A06

    23. OSCILLATOR .......................................................................................................................... 115 23.1 On-Chip RC Oscillator Option ..................................................................................... 115 23.2 External Clock Input Option ........................................................................................ 115 23.3 CPU Clock Rate select ............................................................................................... 116

    24. POWER MONITORING .......................................................................................................... 117 24.1 Power On Detect ...........................................................................................