8/10/2019 pjctfldr 2 (2) (1)

1/7

IMPLEMENTATION OF USB TRANSMITTER USING VHDL

A Mini Project Report Submitted to

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY, HYDERABAD

In partial fulfillment of the requirements for the Award of the Degree

Of

BACHELOR OF TECHNOLOGY

IN

ELECTRONICS AND COMMUNICATION ENGINEERING

By

Ms. CHIDURALA VEENA (10UN1A0421)

Ms. KAPSI TEJA SREE (10UN1A0448)

Ms. BODIGA BHAVANI (10UN1A0416)

Mr. BATHINI SANDEEP KUMAR (10UN1A0413)

Under the Supervision of

Mr. T.SURESH

Asst. Prof.

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

VARADHA REDDY COLLEGE OF ENGINEERING

(Affiliated to JNTU, Hyderabad)

ANANTHASAGAR, WARANGAL506 371

2013-14

8/10/2019 pjctfldr 2 (2) (1)

2/7

VARADHA REDDY COLLEGE OF ENGINEERING

ANANTHSAGAR, WARANGAL506 371

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

C E R T I F I C A T E

This is to certify that this Project Work entitled IMPLEMENTATION OF USB

TRANSMITTER USING VHDL, is a bonafide work carried out by Ms.CHIDURALA

VEENA(10UN1A0421), Ms.KAPSI TEJA SREE (10UN1A0448), Ms.BODIGA BHAVANI

(10UN1A0416),Mr. BATHINI SANDEEP KUMAR (10UN1A0413), in partial fulfillment of

the requirements for the award of the degree of Bachelor of Technology from JNTU,

Hyderabad during the period 201314 under our guidance and supervision.

Ch.Padmaja Mr.N.Govardhan Dr.G.V.Praveen

Internal Supervisor Head of the Dept. Principal

EXTERNAL EXAMINER

8/10/2019 pjctfldr 2 (2) (1)

3/7

DECLARATION

We, hereby declare that the project entitled IMPLEMENTATION OF USB

TRANSMITTER USING VHDL, submitted in the partial fulfillment of the requirements

for the award of B.Tech., in Electronics and Communication Engineering to Varadha

Reddy College of Engineering, Ananthasagar, affiliated to JNTU, Hyderabad is a authentic

work and has not been submitted to any other university or institution for award of the

degree.

Ms. CHIDURALA VEENA (10UN1A0421)

Ms. KAPSI TEJA SREE (10UN1A0448)

Ms. BODIGA BHAVANI (10UN1A0416)

Mr. BATHINI SANDEEP KUMAR (10UN1A0413)

8/10/2019 pjctfldr 2 (2) (1)

4/7

ACKNOWLEDGEMENTS

It is great pleasure to express our deepest sense of gratitude and indebtedness, to our

Internal Supervisor Mr.N.GovardhanAsst.Prof, Department of Electronics and Communication

Engineering, VRCE, Ananthasagar, for his helpful discussions and suggestions during our

project work.

We would like to take this opportunity to thank our Head of the Department Mr. N.

Govardhan, for his constant encouragement and advice throughout the course period.

Our special thanks to our Principal Dr.G.V.Praveen, for the constructive help rendered

to us for the completion of the project.

We are greatly thankful to our project coordinators Ms.Ch.Padmaja, Asst.Prof., &

Mr.T.Suresh, Asst.Prof., Department of ECE for their support through out project.

Finally, we thank all the faculty members, supporting staff of ECE Dept., and friends for

their kind co-operation and valuable help for completing the project.

8/10/2019 pjctfldr 2 (2) (1)

5/7

ABSTRACT

DESIGN AND IMPLEMENTATION OF USB TRANSMITTER

Universal Serial Bus (USB) Transceiver Macrocell Interface (UTMI) is one of the most

important blocks of USB Controller. This block handles the low level USB protocol and

signaling. This includes features such as data serialization, de serialization, bit stuffing, bit de

stuffing, Non Return to Zero Invert on 1(NRZI) encoding, decoding, clock recovery and

synchronization. The primary focus of this block is to shift the clock domain of the data from the

USB 2.0 rate to one that this compatible with the general logic

UTMI consists of transmission and receiving sections. The transmitter of the UTMI sends

data to different USB devices through D+ and D- lines, where as, the receiver gets data on these

same lines. Further, UTMI has been designed by using VHDL code and simulated, synthesized

and targeted in the Xilinx environment. The VHDL code for each block is written in

synthesizable way. After satisfactory functioning of each block, these blocks are combined to

form the transmitter. The project deals with VHDL implementation of USB 2.0 Transmitter

Macro cell.

SOFTWARE USED:MODELSIM

LANGUAGE USED: VHDL

8/10/2019 pjctfldr 2 (2) (1)

6/7

INDEX

1. Introduction to VLSI. 2

1.1.Overview. 2

1.2.What is VLSI? 3

1.3.Advantages of ics over descrete components. 4

1.4.Applications of VLSI. 6

2. Introduction to VHDL. 7

2.1.1.History of VHDL. 7

2.1.2.Levels of abstraction. 9

2.1.3.Need for VHDL. 11

2.1.4.Advantages of VHDL. 11

2.1.5.Design methodology using VHDL. 13

2.1.6.Elements of VHDL. 13

2.1.7.VHDL language features. 14

2.1.8.Data types. 23

2.1.9.Packages and package bodies. 25

3.Model sim software. 26

4.Introduction to usb transmitter. 29

4.1.Movitation. 29

4.2.Goals for the USB. 30

8/10/2019 pjctfldr 2 (2) (1)

7/7

4.3.Taxonomy of application space. 31

4.4.Features list. 32

4.5.USB devices. 33

4.6.Physical Interface. 33

4.7.Bus control. 36

4.8.System configuration. 37

4.9.Data flow charts. 38

5.Transmit state machine. 41

6.Program code. 44

7.Summary. 53

8.Conclusion. 53

9.Applications. 54

10.Advantages. ` 54

11.Reference/Bibliography . 54