1

1

PHILIPS TECHNICAL TRAINING

PLASMA PANEL REPAIR

2

3

ADDRESS ELECTRODES

BARRIER RIBS

4

DISPLAY ELECTRODES

5

FRONT GLASS PLATE

6

NEON XENON GAS

7

• CHARGE / DISCHARGE CYCLE– Uses Neon Xenon gases– A voltage is applied between the Address

Electrodes and display electrodes to stimulateultraviolet radiation UV

– UV stimulation causes color phosphors to glow– These form picture elements

7

8

PANEL Module IntroductionPANEL Module Introduction

4. BLOCK DIAGRAM

8

9

10

11

12

SDI BUILT PANELS IN PHILIPS SETS ARE THE ONLY PANELS FEATURED IN THIS TRAINING

12

13

13

14

14

15

15

16

16

17

18

PDP model name, with or without PSU

10 1 3 03 26 0577

Type: 02 - 48

Line No: 1 -9

Year

Month: 01 - 12

Date: 01 - 31

Serial No: 0001 - 9999

Serial No

101303260577

Power supply settings

18

PDP LABEL

19

20

21

22

23

42 INCH V4 PANEL USED IN BP SET WITH SSB REMOVED

Y DRIVER POWER SUPPLY

X-DRIVERLOGIC BOARD

E BOARDSY BUFFERS

24

50HDV3

25

50HDV4

26

Panel Location FM242 / FTP1.1 YD06 / YB04 Panels

42 INCH SDV2 MODULE LAYOUT

27

Panel module label Voltage labelSerial No.

1 Logic Main2 X-main3 Y-main

8 Logic-buffer G9 FFC Logic + Y-main10 FFC Logic + X-main

4 Y-buffer upper 5 Y-buffer low6 Logic-buffer E7 Logic-buffer F

11 Logic + Logic buffer12 Logic + Logic buffer13 Logic + Logic buffer

1

23

4

5

6 7 8

9 10

11 12 13

PSUSUB-PSU

42 INCH SDV3 MODULE LAYOUT

28

SubL

PSU

Y-main BoardX-main board

Logic-buffer (E) Logic-buffer (F) Logic-buffer (G

Logic-buffer (H) Logic-buffer (I) Logic-buffer (J)Y

-buf

fer

upY

-buf

fer

dow

n

Logic-main board

SUB PSU

SubR

TCP´s

50 INCH HD V3 MODULE LAYOUT

29

PICTURE OF 50 HD V3

29

30

■.SMPS(Switching Mode Power Supply) : Supplies voltage and current to operate assemblies mounted to each board and Panel.

■.X Main Board : According to the timing provided from Logic board, switches FETs and generates driving waveform which is provided to X electrode of Panel through Connector.

■.Y Main Board :According to the timing provided from Logic board, switches FETs and generate driving waveform which is provided to Y electrode of Panel sequentially through Scan Driver IC of Scan Buffer.

■.Logic Main Board : Processes image signal and generates Address driving output signal & XY driving signal

■.Logic Buffer Board(E,F,G) (+ Logic Buffer H, I, J if HD Display)Transfers data signal and control signal to COF.

■.Scan Buffer(Upper,Lower) : A board allows scan waveform to Y terminal, which is consisted of Upper Board and Lower Board.

(Y-Buffer(Upper,Lower) )■.AC Noise Filter : Blocks noise and spikes and noise on the AC line.

■.COF(Chip on Flexible) or (TCP Tape Carrier Package) : It allows Va pulse to address electrode within address period and forms address discharge according to the electric potential difference between Va pulse and the Scan pulse allowed to Y electrode. It is manufactured in COF form and one COF is consisted of four DATA Drive IC .

30

31

TCP DRIVER

31

32

32

V2

33

PANEL DEFECTS

33

34

Defect : panel damage■ Symptom : Panel crack or break. No image appears in some cause depending on the damaged parts and damage level.

Defect: Exhaust pipe damage

■ Symptom. : Crack in break if exhaust pipe an image is partially lacking or the panel noise occurs depending on the damaged parts and after a certain time.

Or very loud noise from the panel.

■ Cause① Manufacturing : Flatness/palette pin interruption② Operation : overload of panel corner / careless handling③ Panel : Flatness / assembly error ■ Cause : Carelessly panel handling

34

35

Check exhaust Tip for Cracks with naked eyes to check vacuum state.

If there is problem then replace the module by new one .

⇒ In case of vacuum breakdown, module makes a shaking noise because of inside gas ventilation.

(there may be a small crack which could not see with naked eyes. And this noise is different from Capacitor noise. )

1.2 Exhaust tip Crack

CRACKEDNORMAL

35

36

Logic Main, Logic Buffer, FFC, TCP

Some vertical lines appear to be linked on Display

Address Short

Logic Main. Logic Buffer, FFC, TCP

Some vertical lines don´t exist on the Display.

Address Open

Scan Buffer, FPC of X / YSome horizontal lines appear to be linked on Display.

Sustain Short

Scan Buffer, FPC of X / YSome horizontal lines don´t exist on the Display

Sustain open

Y-Main, X-Main, Logic Main

Abnormal Image (not open or short) is on Display

Abnormal Display

Y-Main, X-Main, Logic Main, connections

Operating voltages exist, but no Display

No Display

PSUOperating Voltages don´t existNo voltage output

Related BoardDescriptionSymptom

36

37

Vertical stripe = Address open Vertical stripe = Address Short

Defect: Address output error

37

38

Defect horizontal stripe: Sustain Open Defect horizontal stripe: Sustain Short

Symptom : One or more line do not light up in Sustain direction

Symptom : Combined or adjacent lines are short in sustain direction. The line appear brighter than other at Ramp gradation pattern or low gradation patter

38

39

Address and Sustain OpenAddress Block and Line Open

Defect: Dielectric material layer damage

■ Symptom:

Phosphor damage caused by the damage of address bus dielectric layer appears in the panel discharge/non discharge area. sustain also open/short occurs by the damage of address sustain printout

Cause : layer uneven / abnormal voltage / foreign material repair failed.

39

40

Defect: Full White low discharge . Defect: Weak discharge

Symptom : Low discharge caused by unstable cells occurring at full white pattern if high (60 degree) or normal temperature.

Symptom : Normal discharge but cells appear darker due to weak light emission occurring mainly at low (5 degree) Full White/ Red/ Green/ Blue pattern or gradation pattern

40

41

DEFECTIVE TCP

42

42

DISASSEMBLY TIPS

43

CONNECTOR BETWEEN YUPPER AND LOWER ON42HDV4 PANEL

42HDV4 PANEL

43

44

Removal

Pull out the FPC from connector by holding the lead of the FPC with hands

Assembling

Push the lead of FPC with same strength until to be connected completely.

Be careful do not damage the connector pin during connecting

DISASSEMBLY OF THE Y BUFFER

45

Disassembling

Pull out the connector clamp Pull Flat cable out press down lightly Move away from connector

Assembling

Put the Flat cable into the connector press down lightly until locking click

45

X BOARD CONNECTION

46

46

47

PRESS ON THE RIBBON CONNECTOR TO ENSURETHAT IT IS PROPERLY SEATED

48

1 2 3 4 5 6 7

1) Remove the screws in order of 2-3-5-6-7-1-4 from heat sink and then get rid of heat sink.2) Remove the TPC, FFC and power cable from the connectors.3) Remove all of the screws from defected board.4) Remove the defected board.5) Replace the new board and then screw tightly.6) Get rid of the foreign material from the connector.7) Connect the TCP,FFC and power cable to the connector.8) Reassemble the TCP heat sink.9) Screw in order of 4-1-7-6-5-3-2. If you screw too tightly, it is possible to get damage on the Driver IC of TCP.

Be care when using electric Screwdriver!

48

49

42HDV3 SCREW REMOVAL AND REPLACEMENT

50

Disassembling of TCP

Assembling of TCP

Open the clamp carefully Lift the TCP out from connector

Put the TCP into the connector carefully and check alignment Close the clamp completely, until locking click

50

51

TCP DRIVER

51

52

TROUBLESHOOTING

52

FIRST DETERMINE IF THE PROBLEM IS THETHE SMALL SIGNAL BOARD OR THE PDP

PANEL PROBLEM

OPERATE PANEL IN INTERNAL (STAND ALONE)

CHECK POWER SUPPLY VOLTAGES

CHECK Y-BUFFER AND X-BOARD OUTPUTS

53

Trouble Shooting on No Display and Abnormal Display 42”SDV2

53

SCOPE WITH DUAL TIME BASE DELAYED SWEEP REQUIREDHIGH FREQUENCY REJECTION SWITCH MAY BE NEEDED TO

TRIGGER ON THE V-SYNC

54

V2 PANEL IN SERVICE POSITION WITH SSB/SCAVIO REMOVED

54

55

SHORT PINS 1 AND 2 OF CN8002SHORT PIN 11(STANDBY) TO

GROUND TO SWITCH THE SET ONOR

USE TEST JIG 3122 785 90760

55

V2

56

SHORT J8002 TO SWITCHTHE POWER SUPPLY VA

AND VS SUPPLIES.

56

V2

57

TP 13 V-SYNC

57

This test point location may change with a different logic board.V-SYNC IS NECESSARY TO TRIGGER THE SCOPE

THE SCOPE MAY NOT TRIGGER WITHOUT AHF REJECTION SWITCH

V2

58

V3

58

WITHOUT ADAPTERCONNECT PIN 9 CN9005 TO PIN10 CN9004CONNECT PIN 4 TO PIN 7 OF CN9005

59

1. Check Input Voltage Range of the defectoccurrence area is between 100V AC ~ 240V AC

2. Insert Jumper at J8003, J8004 BJ89023. Insert Power (AC) at CN80014. Check if the LED turn on or not as sequence.

(LED8001→LED8002→BD8903)5. If all the LEDs (LED8001, LED8002, BD8903)

are ON, the PSU is not defective. 6. If one of the LEDs (LED8001, LED8002,

BD8903) is OFF, the PSU is defective.

CN8001

J8003J8004

Right PositionBJ8902

LED8002

BD8903

LED8001

Protection & LED indication for Fault Finding

CHECKING THE V4 POWER SUPPLY UNLOADED

60

BJ8902

BJ8901Alarm led

61

PSU troubleshoot

• As verification, this is possible to disable protection: by puting jumper BJ8901 (on alarm board)– This disables the protection circuits so that the

power supply operation can be checked

• Caution: in this case there is a risk of more damages…

61

V4

62

BJ8902

SWITCHES ON THE VS SUPPLY WHEN THE LOGIC BOARD ISNOT CONNECTED

63

Error codes can be read by counting the blinking rate of BD8903 LED located on the Alarm board.

BD8903

63

V4

64

13 TIMESD5VL OVP, UVP

4 TIMESD3V3 OVP, UVP

3 TIMESVSCAN OVP, UVP

2 TIMES12V OVP, UVP

11 TIMES5V2 OVP or Active DC_PROT

10 TIMESPFC_OK UVP (>330V)

9 TIMESOver Temperature (<105℃)

8 TIMESVE OVP, UVP

7 TIMESVSET OVP, UVP

6 TIMESVG OVP, UVP

5 TIMESVS OVP, UVP

1 TIMEVA OVP, UVP

LED SignatureDetect Error condition

64

V4

65

DC VOLTAGES AND CURRENTS 42SDV4 ONLY

65

V4

66

PLACE JUMPER HERE ON THE LOGIC BOARD TO TURN THE SCREEN WHITE

V4

66

67

67

TEST WAVEFORMS

68

V Sync on Channel A CN201 2ms/Div/2V5

6 Y Output on Out 4 100V/Div

X-Output TP Out7

By use of Delayed Time Base

68

SCOPE SETTINGS 42SDV2

69

UPPER PULSE IS SYNC

LOWER IS OUTPUT OF YBUFFER

69

42SDV2

70

Y-BUFFER

X-BOARD

42HDV4 – Y BUFFER USING x100 PROBE

71

71

ALIGNMENTS

72

72

NO ALIGNMENTS ARE NECESSARY WHEN REPLACINGTHE FOLLOWING PANELS

X-BOARD

Y-BUFFER BOARDS

LOGIC BOARD

LOGIC DRIVER BOARDS (E)

73

73

POWER SUPPLY

THE POWER SUPPLY SHOULD BE CHECKED ANDADJUSTED IF NECESSARY ACCORDING TO THE CHART LOCATED ON THE PLASMA PANEL

EACH POWER SUPPLY IS SET TO OPTIMIZE EACH PANEL

74

VOLTAGE CHARTLOCATED IN THE UPPER RIGHT HAND CORNER

VIEW FROM THE BACK OF THE SETSOME PANELS HAVE A DIFFERENT LOCATION

75

POWER BOARD ALIGNMENTS 42SDV4

SUB POWER BOARDD3V3 VR9005 CHECK CHARTD6V VR9004 CHECK CHART

MAIN POWER BOARDVSCAN VR8005 CHECK CHARTVSET VR8003 CHECK CHARTD3V3 VR8006 CHECK CHARTVSB VR8002 CHECK CHARTVE VR8008 CHECK CHARTVS VR8004 CHECK CHARTPFC VR8001 DO NOT ADJUSTVA VR8007 CHECK CHART

75

76

After changing PSU, Check and Adjust the

voltage of 8 points.

If turn right, voltage up

If turn left, voltage down

1.VS

2.VA

3.VSET

4.VSCAN

5.VE

6.D3V3

7.D5V

8.12VL

VSCAN

VE

Voltage

Up

VSET

VS

VA

12V

D5VL D3V3

Voltage

Down

76

V4

77

CONDITION CAUSED BY MISADJUSTED POWER SUPPLY

78

78

Y-DRIVER BOARD

THE Y-DRIVER ADJUSTMENTS SHOULD BE CHECKEDAND ADJUSTED IF NECESSARY TO OPTIMIZE PICTUREPERFORMANCE

A DUAL TIME BASE OSCILLOSCOPE IS REQUIRED TOMAKE ACCURATE ADJUSTMENTS

TO OBTAIN A STABLE WAVEFORM, SYNC THE SCOPE TO THE V-SYNC ON THE LOGIC PANEL

THE Y-DRIVER MAY HAVE CHANGED IN PRODUCTIONMATCH THE PICTURE OF YOURS WITH THE ONE INTHE SERVICE MANUAL TO VERIFY THAT THECORRECT ADJUSTMENTS ARE BEING PERFORMED

79

HIGHLIGHT THE WAVEFORM TO EXPAND

80

80

THE PREVIOUS EXAMPLE IS A WAVEFORM VIEWED WITH A TEKTRONIX

OSCILLOSCOPE

EACH OSCILLOSCOPE WORKS A LITTLE DIFFERENT

81

1) Make Full White on Screen.

2) Observe waveform using Oscilloscope.

① check OUT4 TP in Y-buffer(upper).

Observe the waveform of the third waveform of 1TV-Field.

② Adjust the division of oscilloscope like the left picture

③ Adjust the period of Vset as 10µS,

that of -Vsc(1) as 20µs,

that of -Vsc(2) as 5µs,

turning VR (Variable Resistor)

(only,when you adjust each period of -Vsc(1) & -Vsc(2)

adjust Vertical Division of oscilloscope as '2V or 5V')

④ VR for Vset : VR5003 (Y_main)

VR for -Vsc(1) : VR5001 (Y_main)

VR for -Vsc(2) : VR5002 (Y_main)

81

42SDV2

82

82

83

VR5002 Raising Ramp Flat Time

VR5003Falling Ramp Flat Time

VR5004VSCH

V Scan High

VR50013th Falling Ramp Flat Time

Y test pointV-Sync test point

83

84

1. VR5004 Adjustment : Vsch TP => 40volt

2. VR5002 Adjustment : Rising Ramp flat time: Typ. 10usec

4. VR5001 Adjustment : 3th SF Falling Ramp flat time => Typ. 30usec

3. VR5003 Adjustment : Falling Ramp flat time => Typ. 30usecTP:Vsch

VR5004

84

42SDV3

85

10 ㎲VR5001Falling_Ramp_3rd

20 ㎲VR5003Falling_Ramp_1st

10 ㎲VR5002Rising_Ramp42HDV3

10 ㎲ (10 ~ 15)Falling_Ramp_3rd

10 ㎲ (10 ~ 15)Falling_Ramp_1st

30 ㎲ (30 ~ 40)Rising_Ramp37SDV4

30 ㎲VR5001Falling_Ramp_3rd

30 ㎲VR5003Falling_Ramp_1st

10 ㎲VR5002Rising_Ramp42SDV3

20 ㎲Falling_Ramp_3rd

35 ㎲Falling_Ramp_1st

50 ㎲Rising_Ramp50HDV3

DefaultAdjusting Location NoWave Form

85

86

PLACE JUMPER HERE ON THE LOGIC BOARD TO TURN THE SCREEN WHITE

VSYNCOR VTOGG

GND

42HDV4

87

Y DRIVE TEST POINT42HDV4

88

42HDV4

89

90

15V

RISING ADJX100 PROBE USED

91

92

50uS

100V

VR5002 FALLING ADJ

93

REFER TO THE PDP REPAIR MANUAL FOR ALL ADJUSTMENTS

93

94

WHEN REPLACING THE SSB, BE SURE TOSET THE SCREEN NUMBER AND TYPE

THESE SHOULD BE LISTED IN THE SCREENSERVICE MANUAL

95

95

SCREEN DIVERSITY

WHEN CHANGING THE SSB, IT IS IMPORTANT TO PROGRAM THE SCREEN DIVERSITY CODE AS SHOWNON THE OPTION CODE LABEL.

IF THE WRONG CODE HAS BEEN ENTERED CAUSINGTHE SCREEN TO BE BLANK, THE DIVERSITY CODECAN BE RESET BY ENTERING 0 6 2 5 9 8 MENU FOLLOWEDBY THE CORRECT CODE.

96

97