Upload
others
View
5
Download
0
Embed Size (px)
Citation preview
Center For Silicon Nanoelectronics
MICROSYSTEMS AND NANOSYSTEMS:
MANUFACTURING CHALLENGES AND OPPORTUNITIES
Rajendra SinghHolcombe Dept. of Electrical & Computer EngineeringClemson UniversityClemson,SC [email protected]: 1(864)656-0919
Center For Silicon Nanoelectronics
Outlines• Introduction • History of the Nano World• Materials and Processing Challenges • Disruptive Technologies• Energy Conversion Area• Chip and Packaging Manufacturing Innovation• New Computer Architecture• Innovative Design• Platform Integration• New Business Opportunities• Conclusion
Center For Silicon Nanoelectronics
Microsystems• Microminiaturized and integrated
systems based on microelectronics, photonics, RF, micro-electro-mechanical systems (MEMS) and packaging technologies.
• Source: http://www.eppic-faraday.com/glossary.html
Center For Silicon Nanoelectronics
Nanosystems
• The nanosystem may consist one or more of the following functional components: electronic, optical, magnetic, mechanical, chemical, biological, energy sources, and various type of the sensing devices.
• At least one of these functional devices must be in 0.1-100 nm dimensions.
Center For Silicon Nanoelectronics
Example of NanosystemSamsung’s Mobile Phone Dials up Digital TV
Center For Silicon Nanoelectronics
INTRODUCTION OF THE NANO WORLD
Center For Silicon Nanoelectronics
How Small?• Length: 4.05 x 10-35 m (Planck Distance)• Time: 1.35 x 10-43 s (Planck Time)• Planck scale number set the ultimate limits
on the performance of computers• Black Holes as the potential material• Source: N. Gershenfeld “The Physics of
Information Technology”, Cambridge Press
Center For Silicon Nanoelectronics
Real World• Current: 1.0 x 10-15A• Time: 1.0 x10-15 s ( ~ 1.0 x 10-18 s )• One Atom (0.1 nm diameter)
Center For Silicon Nanoelectronics
Life: PerspectiveMatter Dimension (nm)Atom 0.1DNA Width 2Protein 5-50Virus 75-100Materials internalized by cells
< 100
Bacteria 1,000-10,000White Blood Cell 10,000
Center For Silicon Nanoelectronics
Nanoelectronics• Manufacturing of 45 nm Feature size silicon
integrated circuits will start in early 2008• Know how to use materials in dimension of
about 45 nm X 90 nm are available for any kind of devices to be manufactured today
Center For Silicon Nanoelectronics
Unique Opportunities• Global Agriculture industry ~ $1.9 Trillion • Global Electronics industry ~ $1.5 Trillion $• Global Power Generation Industry ~ $1.1 Trillion
and will grow to $2.25 Trillion in the next two decades
• Drug Industry ~ 0.5 Trillion $• Agriculture industry has flat or very small growth• It is possible that in the next one or two decades
Electronics industry may be bigger than Agriculture Industry
Center For Silicon Nanoelectronics
Semiconductor Market
Center For Silicon Nanoelectronics
Open Question• From 45 nm Feature size devices today to
devices down to 0.1 nm ?? • Old Way: Top Down Approach (Lithography)• New Way: Bottom Up (One atom or few atoms at
one time)• UNIQUE OPPORUNITIES TO FIND
PATHWAYS BY OLD , NEW OR COMBINED WAYS TO MANUFACTURE FUTURE INFORMATION PROCESSING NANO SYSTEMS
Center For Silicon Nanoelectronics
Eternal Laws of Nature• Laws of Physics can not be changed with
any amount of resources (time & money)• Materials as small as a single atom also
follows the laws of thermodynamics
Center For Silicon Nanoelectronics
Focus on Fundamentals• “A diode is not capable of gain and so it cannot
serve as an active circuit element”• Ref: James D. Meindl , “ Microelectronic Circuit
Elements”, Scientific Americans, vol. 237 # 3, pp. 70-81, 1977
• In mid 80s as Project Director of multi-million $ DARPA funded research project we worked only on 3 terminal devices and rejected offers to develop 2 terminal based logic devices
• Smart ways : “Phase Shift Mask leading & other optical corrections” leading to sub-wavelength photolithography
Center For Silicon Nanoelectronics
Fundamental Understanding
Centimeter: Gravity, friction, combustionMillimeter: Gravity, friction, combustion,
ElectrostaticMicrometer: Electrostatic, van der Walls,
BrownianNanometer: Electrostatic, van der Walls,
Brownian, QuantumAngstrom: Quantum mechanics
Center For Silicon Nanoelectronics
HISTORY OF NAO WORLD
Center For Silicon Nanoelectronics
ORIGIN OF NANO WORLD• Vedas are the oldest books known to mankind• Nano World is based on atoms• Idea of atom documented in Vedas• “In the end of chaotic state the physical forces
were endowed with the energy to assume the form of creation. There did get rise the multitude of atoms full of motion.”RIG VEDA 10-72.6
Center For Silicon Nanoelectronics
In the Beginning - 4,000 BCE
Center For Silicon Nanoelectronics
Nano World of the 20th Century
• Nano-size carbon black particles have gone into tires for 100 years as a reinforcing additive, long before the prefix "nano" ever created a stir.
• A vaccine, which often consists of one or more proteins with nanoscale dimensions, is also qualified as nanomaterial
Center For Silicon Nanoelectronics
Richard P. Feynman
Center For Silicon Nanoelectronics
Feynman’s Vision
• “The principles of physics, as far as I can see, donot speak against the possibility of maneuveringthings atom by atom. It is not an attempt toviolate any laws; it is something, in principle thatcan be done; but in practice, it has not been donebecause we are too big.”• -Richard Feynman, 1959, at Caltech• There’s plenty of room at the bottom
Center For Silicon Nanoelectronics
My Own First Hand Experience of the Nano World
1-2 nm thick gate dielectric based MOS device as Solar
CellsPh. D. Thesis , McMaster
University, 1979
Center For Silicon Nanoelectronics
Scanning Tunneling Microscope
• Binning and Rohrer invented Scanning tunneling microscope (STM) in 1982
• STM can only scan conductive samples• They invented atomic force microscope
(AFM) in 1985• They won Nobel Prize in Physics in 1986
Center For Silicon Nanoelectronics
Nano-positioningThe ability to precisely position a
device with a precision measured in nanometers depends on– encoder resolution– controller resolution– amplifier noise– D/A resolution and– stability
Center For Silicon Nanoelectronics
IBM - 1985
Center For Silicon Nanoelectronics
Fullerenes – 1985 (1996)
Robert F. Curl Jr. Richard E. Smalley
Sir Harold W. Kroto
Center For Silicon Nanoelectronics
What is new in the Nano World?• Using better signal to noise ratio
instruments many new phenomena have been observed
• Opaque substances become transparent (copper)• Inert materials become catalysts (platinum)• Stable materials turn combustible (aluminum)• Solid turn into liquid at room temperature (gold)• Source: Semiconductor International , Jan 2007,
Center For Silicon Nanoelectronics
Carbon Nanotube (Semi. Int. Jan 2007, IBM Work)
Center For Silicon Nanoelectronics
MATERIALS AND PROCESSING CHALLENGES
Center For Silicon Nanoelectronics
Self Assembly Understand and control the intra-molecularquantum behavior of specifically designed and synthesized molecules using a surface tolocalize and stabilize them.To interconnect, assemble and test nanodevices and nano-machines starting fromatomic or molecular parts
Center For Silicon Nanoelectronics
Self Assembly (cont..)
• The meanings of “Self Assembly” have been taken wrongly
• All you see around is selective chemistry• True self assembly process involve
programmed cell death or apoptosis( M. T. Heemels, Nature, 407, 769,2000).
Center For Silicon Nanoelectronics
Size Distribution Problem (N. Motta, J. Phys.)
Center For Silicon Nanoelectronics
Challenges in Self Directed Assembly (Future Fab Int. Jan 2007)
Center For Silicon Nanoelectronics
R. Singh Proc. IBM Conf. on SiO2, 1978
Center For Silicon Nanoelectronics
R. Singh Proc. IBM Conf. on SiO2, 1978
Center For Silicon Nanoelectronics
Variation of the Strength of a Metal• Variation of the
strength a metal with grain size as the variable. Optimum value ~3-5 nm grain size
• Ref. : A. Lodha & R. Singh, IEEE Trans. Semi. Mfg., 14,281, 2001
Center For Silicon Nanoelectronics
Semiconductor Fabtech, 20th
Edition, p. 104, 2006
Center For Silicon Nanoelectronics
Thermal Conductivity of Silicon
Center For Silicon Nanoelectronics
Thermal Conductivity of Nanowires
Center For Silicon Nanoelectronics
Thermal Conductivities and Heat Sink
Center For Silicon Nanoelectronics
Properties of Nano-films
Center For Silicon Nanoelectronics
Our Manufacturing Mantra• MICROSTRUCTURE HOMOGENITY: Best
Values of Performance, Reliability & Yield• Minimize magnitude and variations of local and global
thermal and residual stresses of each layer of material• Use point sources for fluid and energy delivery in every
tool• R. Singh, V. Parihar, K. F. Poole and K. Rajkanan,
“Semiconductor Manufacturing in the 21st Century”, Semiconductor Fabtech, 9th Edition, pp. 223-232, 1999
• R. Singh & K. F. Poole, US Patent No.: US 6,569,249 B1, Date of Issue: May 27, 2003
Center For Silicon Nanoelectronics
Center For Silicon Nanoelectronics
Impact of high-K gate dielectrics on power dissipation
[IEEE COMPUTER, pp. 68-75, 2003]
Center For Silicon Nanoelectronics
Wall Street, January 27, 2007
Center For Silicon Nanoelectronics
Center For Silicon Nanoelectronics
Leakage Current Density of 2.1 nm High-K Dielectric
1.00E-13
6.00E-13
1.10E-12
1.60E-12
2.10E-12
2.60E-12
3.10E-12
3.60E-12
-3 -2 -1 0 1 2 3Volts (V)
Leak
age
Mea
n (A
/cm
^2)
M013M014M015
Center For Silicon Nanoelectronics
Comparison of Leakage Current Density
1.00E-13
1.00E-12
1.00E-11
1.00E-10
1.00E-09
1.00E-08
1.00E-07
1.00E-06
1.00E-05
0 0.5 1 1.5 2 2.5 3 3.5EOT (nm)
Leak
age
Cur
rent
Den
sity
(A/c
m^2
)
X.P.Wang et alC.H. Wu et alInjo Ok et alSo Jong Rhee et alC.H.Wu et alTackhwi et alC.H. Wu et alNaseer Babu et alV.Mikhelashvili et alOur Data
Center For Silicon Nanoelectronics
Process Variation Analysis
• Based on the optimized parameters for In-Situ Clean, Deposition and in-situ annealing we have conducted repeatability tests.
• 99% prediction interval for the leakage current density of a single future wafer is
(0.9746E-12 A/cm2, 1.1104E-12 cm2). • The implication of these results is that for all the next
generation of CMOS the leakage gate current is zero• This will reduce the heat problem and higher speed ICs
will be fabricated
Center For Silicon Nanoelectronics
CNT - FabricationSWCNT - Single Wall Carbon NanoTube
Center For Silicon Nanoelectronics
SEM image showing long, exposed stuck nanotubes clumped together from a sample(Source: IEEE Proceedings, page 1823, 2003)
WE EXPECT ALL KINDS OF PROBLEMS DUE TO LACK OF MICROSTRUCTURE HOMOGENITY
Center For Silicon Nanoelectronics
Diameter Distribution of CNT
Center For Silicon Nanoelectronics
Best Values of CNT Control of diameter
• The distribution of diameter ~1.3 to 1.6 nm• Ref: G. Zhang et al. Science, vol. 314, p.
974 (2006)
Center For Silicon Nanoelectronics
Side views of the fully-relaxed structures of: (a) a perfect semiconducting zig-zag (10,0)
SWCNT; (b) the same nanotube containing a single 7-5-5-7 defect.
(a) (b)
Center For Silicon Nanoelectronics
Defect activation energy of SWCNT
SWCNT Radius, nm
7-5-
5-7
Def
ectE
nerg
y,eV
0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.80.9
1
1.1
1.2
1.3
1.4
1.5
1.6
1.7
1.8
1.9
Center For Silicon Nanoelectronics
Defect Surface Concentration of SWCNT
SWCNT Radius, nm
7-5-
5-7
Def
ectS
urfa
ceC
once
ntra
tion,
nm-2
0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.810-8
10-7
10-6
10-5
10-4
10-3
Center For Silicon Nanoelectronics
IBM Millipede
200,000,000,000 bits/inch2
10 nm
Center For Silicon Nanoelectronics
Bottom Line Challenge in Bottom Up Approach of the Nano World
• Biological Systems work well in the presence of defects
• Throughput is low• DNA replication produces one error per billon
nucleotides• Silicon ICs are operating with failure in time (FIT)
of the order of one part in billon• Open Q : Why to use a low throughput and same
defect density technique
Center For Silicon Nanoelectronics
DISRUPTIVE TECHNOLOGIES IN THE NANO WORLD
How disruptive are they ?
Center For Silicon Nanoelectronics
Fundamentals of Disruptive Nanoelectronics
Center For Silicon Nanoelectronics
Examination of Disruptive Technologies
• Reversible computers & Nano Motors Based on Random Motion
• Quantum Computers• Spintronics• Molecular Computers• Optical Computers• Carbon Nano-tubes Based Computers• DNA Computers
Center For Silicon Nanoelectronics
HEAT DISSIPATION
• Slow speed computers pose no fundamental limit• Human brain with neural density ~ 106 per cm2 ,
speed ~10-3 s handles a power density of 250 nW/cm2
• The design of faster and denser computers is dictated by power handling capability
• Commentary: Thermal Solutions Rut Threatens Electronics innovation (1-2-07) http://www.edn.com/article/CA6402944.html?partner=eb
Center For Silicon Nanoelectronics
Center For Silicon Nanoelectronics
Center For Silicon Nanoelectronics
Center For Silicon Nanoelectronics
Reversible Computation• The literature on the topic of reversible computers and
nanotechnology has a fundamental flaw due to work of Bennett of IBM cited example of biological systems.
• The fault in Bennett’s work is the fact that biological systems capable of processing context-related events have to be open, nonlinear and operate at non-equilibrium or preferably far from equilibrium conditions at slow speeds of the order of milli seconds. All of these requirements are not met in non-biological closed systems and reversible computation with no energy loss is fundamentally impossible.
• Silicon IC designers know that at best the concept of reversible logic or adiabatic switching applied to integrated circuits saves power at the expense of speed. This is already in practice in a number of applications.
Center For Silicon Nanoelectronics
Random Motion based Motors• Similar to reversible computers, there are many claims that one
can operate a nano-motor based on the exploitation of random motion, with no use of external source of energy.
• The molecular motors on which life depends are open systems and are driven by Brownian motion
• For closed systems with no external source of energy, one can never exploit “random motion” into useful work. Only by supplying external energy source, the nano-machines can operate in an open system mode.
• The question of interfacing these man-made non-biological motors at nano-scale with the micro-scale and macro scale world is a practical engineering problem and does not pose any fundamental issue.
Center For Silicon Nanoelectronics
Quantum Computers• QUANTUM COMPUTERS: Since error correction is
part of quantum computing, more heat will be generated in a quantum computer than a Von-Neumann architecture based computer operating at the same speed.
• Assuming that researchers can lengthen the decoherence interval to 10 microseconds; quantum computer chips will still consume more than 100 megawatts.
• The facts presented here indicate that quantum computers if ever realized will involve massive size and extra ordinary cooling techniques (e.g. cooling of a nuclear reactor) needs to be implemented.
Center For Silicon Nanoelectronics
Molecular Computers• MOLECULAR COMPUTERS: The literature is full of
conceptual errors about the potential of molecular computing systems. First of all a two terminal logical molecular device will never find any practical applications in realizing a practical system.
• The second claim by the advocates of molecular computers is that components as large 1024 can be accommodated in the design of molecular nanoelectronics. The power density values for such a molecular computer (molecular device area of the order of 0.025nm2) operating at switching speed of 1 ps will be of the order of 1029 W/cm2.
• Thus due to heat dissipation problem, it is fundamentally impossible to envision general purpose molecular computers.
Center For Silicon Nanoelectronics
CNT Based Computers• Band gap too small (noise problem)• Thermal Conductivity along the tube axis is more than 30
W/cm x 0C and in a direction normal to tube is only 0.056 W/cm x 0C.
• Hotspots are created both in devices as well as in interconnects at nano dimensions [J. Kloeppel, Science Daily, Jan 2006 ].
• Anisotropy and local heating will severely affect the reliability of CNT based computers.
• Also, problems due to electrical inter coupling may arise in case of CNTs.
• In a recent work [Z. Chen, et al. , Science, vol 311 ,March 2006 ], an unwarranted claim of higher performance is made without the inclusion of any parasitic and the reported switching time is of few naano second.
Center For Silicon Nanoelectronics
Requirements of new technologyPROCESS
Substrate size 450 mm diameterFeature size < 45 nmThermal conductivity >SiliconIntegration density >1010 elements/cm2
PERFORMANCEOperating Temperature Room temperaturePower consumption <10-3 fJ/switchGain >10Speed <100fSReliability <0.1FIT
Center For Silicon Nanoelectronics
Ultimate Computer ?• Nano-diamond based C-MIS FET deposited
on Silicon Substrate • Nano-diamond is the only material that can
meet all other fundamental requirements and provide complimentary FET(μn= 2200 cm2/V-s and μp= 1600 cm2/V-s ) in line with the legacy of silicon CMOS
• Best for high temperature, high performance, high frequency, and high power Nanoelectronics
Center For Silicon Nanoelectronics
OPPORTUNITIES & CHALLENGES OFFERED BY THE NANO WORLD IN THE
AREA OF ENERGY CONVERSION
Center For Silicon Nanoelectronics
Energy Losses are Tremendous
Residential/Commercial
12%
Industrial16%
Non-Fuel 6%
Nuclear 8%
Renewables 6%
Natural Gas 20%
Imports 3%
Coal 23%
Imports
US Petroleum 15%
Oil Imports 25%
Electricity Sent to Grid
Electrical System Energy Losses
UsefulEnergy
39%
Export
Export
* NCI estimate using $50/bbl oil & $3/mmbtu blended cost for gas/coalSource: Lawrence Livermore Natl Labs; EIA2002 Data: Net Resource Consumption ~ 97 QuadsSources less than 1% not included
LostEnergy
61%
SOURCES USES
Electric PowerSector39%
Transportation27%
Energy lost in the process of converting, transporting, & distributing energy is significant; more than 60% of energy input is lost. A 1% decrease could save more than $3.0B annually*.
Center For Silicon Nanoelectronics
Growth of Cell Phones in India
• By the end of year 2008, one third of the population (billon plus) will have cell phones
Center For Silicon Nanoelectronics
Key Issues in Energy Conversion• Local generation of power can provide a solution
similar to the growth of Cell phones • Electrical power provide an ideal solution for a
number of applications • The Environmental issues can not be ignored • During the life time of a particular device the
energy converted must be much more than the energy consumed in the manufacturing of a particular device. This will dictate the economics of a particular process or method
• Materials used in any device or method should not increase the prices of raw materials used in the manufacturing (R. Singh & J. D. Leslie, Solar Energy, 1980). Based on this concept we stressed silicon as an ideal photovoltaic material.
Center For Silicon Nanoelectronics
Electric Power Generation: Fuel CellsJ. Scott, Proc. IEEE, 94, 1815, Oct. 2006
Center For Silicon Nanoelectronics
H2 Economy Does Not Makes SenseU. Bossel, Proc. IEEE, 94, 1826, Oct. 2006
Center For Silicon Nanoelectronics
Challenging Opportunities• MOLECULAR COMPUTERS: The literature is full of
conceptual errors about the potential of molecular computing systems. First of all a two terminal logical molecular device will never find any practical applications in realizing a practical system.
• The second claim by the advocates of molecular computers is that components as large 1024 can be accommodated in the design of molecular nanoelectronics. The power density values for such a molecular computer (molecular device area of the order of 0.025nm2) operating at switching speed of 1 ps will be of the order of 1029 W/cm2.
• Thus due to heat dissipation problem, it is fundamentally impossible to envision general purpose molecular computers.
Center For Silicon Nanoelectronics
Challenging Opportunities• Thin film silicon solar
cells • New Solid State batteries • White Light LED• High-brightness LEDs,
including those used in room lighting systems, will account for about 86% of the world’s $6.7 billion total revenues for light-emitting diode sales in 2010
Center For Silicon Nanoelectronics
CHIP AND PACKAGING MANUFACTURING
INNOVATIONS
Center For Silicon Nanoelectronics
Sustainable Profitability
Center For Silicon Nanoelectronics
Challenges Shrinking process window
Center For Silicon Nanoelectronics
Reduction of Defect Density
Center For Silicon Nanoelectronics
Future Lithography Requirements (ITRS)
Node (nm)
Defect Density (#/cm2)
Throughput (# of wafers/h)
Overlay(nm)
Linewidth roughness (nm)
45 0.03 60 8.0 2.4
32 0.02 60 5.7 1.7
22 0.02 60 4.0 1.2
16 0.01 60 2.8 0.8
Center For Silicon Nanoelectronics
LITHOGRAPHY
• EUV Lithography not yet ready for manufacturing
• Nanoimprint Lithography Template defects have been driven down to <0.1 per cm2 and imprint defects to <1.0 per cm2
• For 32 nm node, both metrics must reach <0.01 per cm2
Center For Silicon Nanoelectronics
Our Manufacturing Mantra• MICROSTRUCTURE HOMOGENITY: Best Values
of Performance, Reliability & Yield• Minimize magnitude and variations of local and global thermal
and residual stresses of each layer of material• Uniform Sources for fluid and Energy Delivery in
Every Tool• R. Singh, V. Parihar, K. F. Poole and K. Rajkanan,
“Semiconductor Manufacturing in the 21st Century”, Semiconductor Fabtech, 9th Edition, pp. 223-232, 1999
• R. Singh & K. F. Poole, US Patent No.: US 6,569,249 B1, Date of Issue: May 27, 2003
Center For Silicon Nanoelectronics
CURRENTLY USED SWP STEPS IN IC MANUFACTURING
BATCH PROCESSING SINGLE WAFER PROCESSING
Wafer Processing• Furnaces for Certain thermal processing steps • Wet Cleaning for certain surface cleaning steps
Wafer Processing• All steps other than certain furnace processing and wet cleaning are SWP steps
Packaging
• Most of the steps are based on batch processing
Packaging
• Lithography• Some applications of SWP tools for surface cleaning
Center For Silicon Nanoelectronics
Cycle Time Advantage of Single Wafer Manufacturing
Center For Silicon Nanoelectronics
IEEE Spectrum (February 2005)
Center For Silicon Nanoelectronics
Ultimate Limit of Manufacturing: Single Wafer Processing
Center For Silicon Nanoelectronics
Classical Packaging Limits
• Classical Package consists of
• TIM1• Heat Spreader• TIM2
(TIM-Thermal Interface Material)
Center For Silicon Nanoelectronics
Thermal Interface Material (TIM)Typical Thermal Values
• Indium Based Thermal solutions are proven to provide the highest bulk conductivity and lowest Thermal resistance of the currently available technologies
Center For Silicon Nanoelectronics
MEMS – Packaging Challenges
Cost effective packaging & robust reliability are two critical factors for successful launching of MEMS products.
Unlike conventional IC packaging, some external influences on MEMS become desired inputs.Moving Microsystems structures create difficulty in applying traditional plasticencapsulation techniques.
Environmental factors affecting a MEMS device
Center For Silicon Nanoelectronics
Innovations in Packaging
By moving from a single high speed core, to a multi-core architecture operating at a slower speed, the heat is reduced and improved performance of the packaged system is obtained.
Center For Silicon Nanoelectronics
Innovations in Packaging (Cont.)
• Multi-core architectures enable higher performance than single cores with low power dissipation.
• Due to the significant improvement in thermal efficiency, the performance of the multicore processor is high even though it runs at lower speeds.
Center For Silicon Nanoelectronics
Integration via Package (SiP)• Pragmatic SIP
“Sub-System in a Package”: Relevant functionality combined in single package (e.g. Logic + Memory, RF etc.) when it makes business & technical sense
• Ultimate SIPSingle multi-function, package with all needed system-level functions (e.g. Analog, Digital, Optical, RF and MEMs)
Center For Silicon Nanoelectronics
Chip Stacking (Limits)• This method stacks fully
processed and tested standalone components to produce a system-in package (SiP).
• The components in the vertical stack are connected with traditional wire bonding or flipchip techniques.
• Research groups have announced functional stacks of as many as eight chips.
Center For Silicon Nanoelectronics
System on a Chip• Definition: Integration of all components into a
single chip• Integrating similar technologies provides cost and
performance/power advantages• Example: Logic, processing, SRAM, etc in Digital
CMOS• Integrating dissimilar technologies requires
balancing cost, process, and functional tradeoffs• Embedded DRAM• SiGe + CMOS• Flash Memory + Logic
Center For Silicon Nanoelectronics
Integration Via Silicon (SoC)
Density, Speed, & Power Consumption are improved…Cost, complexity, and flexibility suffer
Source: Intel
Center For Silicon Nanoelectronics
NEW COMPUTER ARCHITECTURES
Center For Silicon Nanoelectronics
Computer Architectures
• With the availability of low-cost ultra high speed silicon based nanoelectronics, breakthrough in computer architecture can lead to major advancements in computing systems.
• DNA width of 2 nm is true representative of nanotechnology operating in nature for as many years as DNA based living systems have existed.
• The number of neurons in the human brain is estimated to be at approximately 100 billion.
Center For Silicon Nanoelectronics
Computer Architectures (contd.)
• With an average of 1000 neurons per connections, there are approximately 100 trillion connections in an average human brain
• With slow switching speed of the order of 10-3 s, human brain handles a power density of the order of nW/cm2 to µW/cm2 very well.
• Past progress of artificial intelligence systems and artificial neural network systems has been less than satisfactory.
Center For Silicon Nanoelectronics
Computer Architectures (contd.)
• For future progress, one has to study the relationship of mind and brain from a new philosophical point of view. The new philosophical approach must take into account the fact that we have low-cost ultra high speed and reliable logical devices and a massive amount of memory at our hand
• Recently Federal Drug Administration (FDA) approved vagus nerve simulation system that can be implanted under the collarbone and send an electrical signal to the part of the brain that seems to regulate moods.
Center For Silicon Nanoelectronics
Computer Architectures (contd.)• The fact that relationship between brain and
mind is being established in current clinical approaches, one has to focus into research directions that will lead to invention of new computer architectures that will exploit the relationship between mind and brain and capitalize on the low-cost and reliable hardware available for developing computing systems beyond our current thinking.
Center For Silicon Nanoelectronics
INNOVATIVE DESIGN
Center For Silicon Nanoelectronics
CHALLANGES
Center For Silicon Nanoelectronics
Design, Fab and Packaging
Center For Silicon Nanoelectronics
Design for Manufacturing (DFM)
• DFM is connections within designs, connections within the manufacturing flow, and connections between Design and Manufacturing
• Ref. Future Fab Int. # 22, p. 38, Jan 2007
Center For Silicon Nanoelectronics
DFM (contd.)• Random defects are no
longer primary focus of yield loss. Unlike in the past systematic and parametric defects are major cause of yield loss.
• Market Windows are collapsing from months to weeks.
• Ref. Future Fab Int. # 22, p. 38, Jan 2007
Center For Silicon Nanoelectronics
DFM (contd.)
Center For Silicon Nanoelectronics
DFM (Contd.)
Center For Silicon Nanoelectronics
PLATFORM INTEGRATION
Center For Silicon Nanoelectronics
Convergent Systems are driver of future growth
• Convergence of audio, data, voice, sensing etc. in a single system
• Convergent systems are providing convergence of computer, telecom, and consumer products on one platform
• System on Chip (SOC) and System in Package (SIP) are two different approaches to meet the goal of convergence
• Sensor Integration & energy conversion device integration are potential growth areas for convergent systems
Center For Silicon Nanoelectronics
Convergent Systems (contd.)
• Materials problems related to system integration are highly challenging (lesson learned from a failed GaAs/Si Venture of Motorola )
• As shown in the early slide, Cell Phones will be used for platform integration for convergent systems and will provide more growth than one was thinking couple of years back
Center For Silicon Nanoelectronics
NEW BUSINESS OPPORTUNITIES
Center For Silicon Nanoelectronics
COMMON MAN ELECTRONICS MARKET
• THERE ARE ABOUT 1 BILLION HUMAN BEINGS ON THE EARTH WHO ARE READY TO PURCHASE AN ELECTRONIC DEVICE (SERVING THE PURPOSE OF COMPUTER, & CELL PHONE ETC.) PROVIDED THE COST is ABOUT $100. THESE DEVICES MUST HAVE “ACCESS”, “AVAILABILITY” AND “AFFORDABILITY”.
• THE $100 BILLION ELECTRONICS MARKET IS NOT FOCUS OF ATTENTION OF LARGE CORPORTATIONS
• UNIQUE OPPORTUNITY FOR LESS DEVELOPED COUNTRIES TO TAKE ADVANTAHE OF THIS MARKET
• THESE DEVICES WILL BECOME EDUCATIONAL TOOLS AND HELP IN REOMVAL OF POVERTY
Center For Silicon Nanoelectronics
CONCLUSIONS• Profitability is the main issue• Only system level innovation will lead to
profitable new products• Defect density and throughput main
manufacturing challenges• Opportunities exist to change business
models and create paradigm shift• Consider both technical and business issues
in your R & D plan (you can not separate them any more)