Mentor Backend Flow

7/28/2019 Mentor Backend Flow

1/17

COREELTECHNOLOGIES

2010

HEP-1 LaboratoryManual

Version 0.1

CoreEL University Program Team

W W W . C O R E E L . C O M


2/17

CoreEL Technologies

[email protected] HEP-1 Workshop

Documentation on HEP-1.

1. Open a terminal and browse to any of the location.2. Open a C-shell and invoke DAIC following the below commands

cd /home/software/practice/my_invertercshsource /home/software/cshrc/ams.cshrcda_ic &

3. Open the palette moving toMGC Setup Show Palette

4. On the Palette click on


3/17

CoreEL Technologies


Session schematic

5. Now click on enter schematic name you required

/home/software/practice/my_inverter

6. Click on the worksheet and select the following options from the paletteLibrary Device Library

7. Add a 4-pin PMOS and NMOS from the device lib.8. Connect the PMOS and NMOS as shown in the figure below to connect from one node to

another node select w to select wire.

9. Click on back tab on device lib palette. Select generic lib and add a input port andoutput port by selecting the portin and portout tabs.

10.Select the input NET, and right click the mouse button and select Name Nets:.Changethe net names.

11.Change the properties of transistors by selecting the transistor and pressing Q.Change the ASIM_Model from NCH to N for NMOS & PCH to P for PMOS

12. Change the W & L values of the Transistors toFor PMOS : L 2u; W9uFor NMOS : L 2u; W 9u


4/17

CoreEL Technologies


12.Go to Miscellanious Generate Symbol13.Select Replace existing & activate symbol options14. Click Ok. Symbol gets generated for you.

Change the shape of symbol if required.Save the symbol.


5/17

CoreEL Technologies


Test Bench Creation

1. Close all schematics & symbols.2. Create a new schematic inv_test by selecting new schematic from session.3. Add symbol of the schematic made.

Add Instance Choose Symbol.

4. Add a Pulse Source at the input to inverter and a DC Voltage source VDD port. And dothe necessary connections. Connect ground symbol from generic library(LIBRARYGeneric Library) to VSS.

** (from sources library we can pick various sources)5. Right click on the Pulse Generator Source and select

PropertiesModify Multiple.

6.

Change the values of the below mentioned parameters and apply the changes. Once youchange the values that have to be reflected once you click on OK tab.

Initial = 0V Pulse = 5V Delay = 1nS Rise = 1nS

Fall = 1nS Width = 25nS Period = 50ns.

7. Also change the magnitude of the Voltage Source from 1V to 5V by following thebelow step.

8. Right Click on the Voltage source adjacent to VDD and thenPropertiesModify Multiple


6/17

CoreEL Technologies


8. Now from the menu bar click on check and save button. This will report if any errorspresent.

9. Now click on back tab and then select Simulation from the palette to run thesimulation and select ok.

10.Select a New configuration (Give a new name for simulation).11.Now select the Session tabsimulator/viewer from Setup on the palette and ensure that

the following options are set.

Simulator Eldo and Viewer EZwave and then Ok.

12.Select Lib/Temp/IncLibraries and provide the following path by selecting the browsebutton. $ADK/technology/ic/models/ami05.mod.

13.Select Analyses Transient. Give the Start and Stop Time.


7/17

CoreEL Technologies


14.Select the input path A and then hold CTRL key and then output path Y and click onWave Outputs Save Selected from the palette. Select Voltage from the Popup, clickOk and then a Setup Difference Plot window opens where you select the plot type asindividual and click on Ok.

15. Now click on Run Eldo tab from the palette where it opens 2 windows showing varioussteps running in command line. Once it finishes it will invoke the EZWave waveform viewer. Ifit is not invoked Click on the View Waves Tab from the palette to invoke the EZWaveWaveform Viewer.

16. Now the EZWave displays the input and output signals.

17. Here if you go and explore the folders and search for spi file in the simulation folder insidetest bench folder. It will be something like the below path

/home/student/practice/inverter_test/simulation_name/inverter.spi

This .spi file will be used at post layout simulation


8/17

CoreEL Technologies


Inverter Layout Generation

Before Layout generation, change the ASIM_Model of PMOS from P to PMOS and NMOSfrom N to NMOS in inverter schematic.

Invoke the IC station tool by typing the following command ic & on command prompt

Now choose the create option from the palette.

Select DA_IC connectivity.

Component- to the path of inverter schematic Cell name name of inverter schematic

Process $ADK/technology/ic/process/ami05

Rules$ADK/technology/ic/process/ami05.rules


9/17

CoreEL Technologies


Set Grid to 0.5.

OtherWindow Set Grid

Snap Grid Coordinates X: 0.5 Y 0.5

Setup SDL

In Componet Subtype change model to asim _model

Choose SDL parts, then OK.


10/17

CoreEL Technologies


Select PMOS in schematic.

Go to Place Inst in Palate.

This will place transistor in Layout view.

Similarly do for NMOS and ports.


11/17

CoreEL Technologies


Select POLY for Layer Palate and connect the two gates of Transistors.

Easy Edit Shape

Similarly connect the Drain of PMOS and Drain of NMOS with Metal-1.

Extend the Metal-1 layer that connects drains with IRoute option

Route IRoute the after extending a layer of metal from M-1 layer that connects drains & press

Shift +V which adds a via on which the port has to be placed.

Draw a square of 5X5 at POLY layer connecting two gates. At 1.5 distance from sides of square

draw a square with CONTACT TO PLOY as an inner square to POLY.

Now connect input pin to Via drawn with Metal 1 layer using IRoute method.


12/17

CoreEL Technologies


Connect VDD to Source of PMOS and VSS to Source of NMOS using M1 layer.

Easy Edit shape (M1 from Layer palate).

Draw M1 layer above PMOS & below NMOS to keep NWELL and PSUB contacts.

Add Cell

Go to $ADK/technology/ic/process/ami05_via

Add Pwell_contact at M1 layer below NMOS

Add Nwell_contact at M1 layer above PMOS


13/17

CoreEL Technologies


DRC Checking

DRC check using Calibre:

First we have to generate GDS2 file:

Translate

Write GDSIIGive the path where it has to be saved.

Go to Write Options.

Check Replace Existing GDSII File & Add Text on Ports.


14/17

CoreEL Technologies


Calibre

Run DRC

Give details as

Rules: $ADK/technology/ic/process/ami05.rules

DRC Run Directory: your directory

Inputs: To the gds2 file

UnCheck Export from layout Viewer

Format : GDSII

Run DRC:

It will report with no results when the design is error free.


15/17

CoreEL Technologies


Layout versus Schematic:

Calibre Run LVS

Give details as

Rules: $ADK/technology/ic/process/ami05.calibre.rules


Inputs: layoutGDSII file Format: GDSII

Inputs netlist inverter.spi (in your simulation directory of testbench); Format:SPICE

UnCheck Export from layout Viewer & Export from schematic Viewer Format:SPICE

Run LVS


16/17

CoreEL Technologies


Parasitic Extraction

Calibre Run PEX

Give details as

Rules: $ADK/technology/ic/process/ami05.calibre.rules


Inputs: layoutGDSII file ;Format : GDSII

Inputs netlist inverter.spi in your simulation directory; Format: SPICE

UnCheck Export from layout Viewer & Export from schematic Viewer

Outputs: NetlistFormat= DSPF

Used Names forSchematic

Select only R+C instead of R+C+C

Run LVS

It will generate a Pex Netlist file has to be used in post layout simulation


17/17

CoreEL Technologies


POST LAYOUT SIMULATION

Open your Test Bench:

Descend into your schematic and change the Asim_model of PMOS to P and NMOS to N

Check and Save.

Simulate your Test Bench.

In Simulation Window on top palette,

Parasitic Add DSPF

Go to the directory to find inverter.pex (inverter.pex.netlsit)

Select RC. OK

Now Simulate with Eldo.

You can Add & Remove DSPF in Parasitic which show results with & without Parasitic.

Documents

Mentor Backend Flow